Patents by Inventor Zwei-Mei Lee
Zwei-Mei Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9904752Abstract: A method for distributing power in the layout of an integrated circuit is provided. The integrated circuit includes at least one macro block. A first physical layout of the macro block is obtained, wherein the macro block includes a plurality of standard cells. The first physical layout is divided into a plurality of partitions according to an IR simulation result of the first physical layout. A plurality of power isolation cells are inserted between the partitions. A second physical layout is obtained according to the partitions and the power isolation cells. A macro placement of the macro block is obtained according to the second physical layout. Each of the partitions further includes a low drop out (LDO) regulator.Type: GrantFiled: December 31, 2015Date of Patent: February 27, 2018Assignee: MEDIATEK INC.Inventors: Zwei-Mei Lee, Bo-Jr Huang, Chi-Jih Shih, Jia-Wei Fang
-
Publication number: 20160217243Abstract: A method for distributing power in the layout of an integrated circuit is provided. The integrated circuit includes at least one macro block. A first physical layout of the macro block is obtained, wherein the macro block includes a plurality of standard cells. The first physical layout is divided into a plurality of partitions according to an IR simulation result of the first physical layout. A plurality of power isolation cells are inserted between the partitions. A second physical layout is obtained according to the partitions and the power isolation cells. A macro placement of the macro block is obtained according to the second physical layout. Each of the partitions further includes a low drop out (LDO) regulator.Type: ApplicationFiled: December 31, 2015Publication date: July 28, 2016Inventors: Zwei-Mei LEE, Bo-Jr HUANG, Chi-Jih SHIH, Jia-Wei FANG
-
Patent number: 9287891Abstract: A SAR ADC is provided. A DAC provides an intermediate analog signal according to an analog input signal, a most significant bit capacitance and a plurality of significant bit capacitances smaller than the most significant bit capacitance. A first switched capacitor array selectively provides the most significant bit capacitance or the significant bit capacitances according to a select signal. Sum of the significant bit capacitances is equal to the most significant bit capacitance. The second switched capacitor array provides the significant bit capacitances when the first switched capacitor array provides the most significant bit capacitance, and provides the most significant bit capacitance when the first switched capacitor array provides the significant bit capacitances. A comparator provides a comparison result according to the intermediate analog signal. A SAR logic provides an digital output signal according to the comparison result.Type: GrantFiled: April 22, 2015Date of Patent: March 15, 2016Assignee: MEDIATEK INC.Inventors: Zwei-Mei Lee, Chun-Cheng Liu
-
Patent number: 7948411Abstract: A track and hold amplifier is provided. The track and hold amplifier includes an input node receiving an analog signal, a buffer coupled between a first node and an output node, a first switch coupled between the input node and the first node, a plurality of switching circuits and a voltage generating unit. Each of the switching circuits includes a capacitor coupled between the first node and a second node. The voltage generating unit selectively provides a common signal or a reference signal to the capacitors of the switching circuits, wherein the reference signal is independent from the analog signal.Type: GrantFiled: May 7, 2010Date of Patent: May 24, 2011Assignee: Mediatek Inc.Inventors: Zwei-Mei Lee, Kang-Wei Hsueh, Ya-Lun Yang, Hung-Sung Li, Pao-Cheng Chiu
-
Publication number: 20100225515Abstract: A track and hold amplifier is provided. The track and hold amplifier includes an input node receiving an analog signal, a buffer coupled between a first node and an output node, a first switch coupled between the input node and the first node, a plurality of switching circuits and a voltage generating unit. Each of the switching circuits includes a capacitor coupled between the first node and a second node. The voltage generating unit selectively provides a common signal or a reference signal to the capacitors of the switching circuits, wherein the reference signal is independent from the analog signal.Type: ApplicationFiled: May 7, 2010Publication date: September 9, 2010Applicant: MEDIATEK INC.Inventors: Zwei-Mei Lee, Kang-Wei Hsueh, Ya-Lun Yang, Hung-Sung Li, Pao-Cheng Chiu
-
Patent number: 7741984Abstract: A track and hold amplifier is provided. The track and hold amplifier includes an input node receiving an analog signal, a buffer coupled between a first node and an output node, a first switch coupled between the input node and the first node, a plurality of switching circuits and a voltage generating unit. Each of the switching circuits includes a capacitor coupled between the first node and a second node. The voltage generating unit selectively provides a common signal and a reference signal to the capacitors of the switching circuits, wherein the reference signal is independent from the analog signal and the common signal.Type: GrantFiled: September 24, 2008Date of Patent: June 22, 2010Assignee: Mediatek Inc.Inventors: Zwei-Mei Lee, Kang-Wei Hsueh, Ya-Lun Yang, Hung-Sung Li, Pao-Cheng Chiu
-
Publication number: 20100073206Abstract: An analog-to-digital conversion circuit is provided and includes an input unit, at least one analog-to-digital converter, and a processing unit. The input unit receives an analog input signal and outputs an analog output signal. A first reference signal is injected into the input unit, and the analog output signal is related to the first reference signal. The at least one analog-to-digital converter receives the analog output signal and converts the analog output signal to a digital output signal. The processing unit receives the digital output signal and performs correlation computation on the digital output signal with a second reference signal to generate a calibration parameter.Type: ApplicationFiled: September 9, 2009Publication date: March 25, 2010Applicant: MEDIATEK INC.Inventor: Zwei-Mei Lee
-
Publication number: 20100073209Abstract: A track and hold amplifier is provided. The track and hold amplifier includes an input node receiving an analog signal, a buffer coupled between a first node and an output node, a first switch coupled between the input node and the first node, a plurality of switching circuits and a voltage generating unit. Each of the switching circuits includes a capacitor coupled between the first node and a second node. The voltage generating unit selectively provides a common signal and a reference signal to the capacitors of the switching circuits, wherein the reference signal is independent from the analog signal and the common signal.Type: ApplicationFiled: September 24, 2008Publication date: March 25, 2010Applicant: MEDIATEK INC.Inventors: Zwei-Mei LEE, Kang-Wei HSUEH, Ya-Lun YANG, Hung-Sung LI, Pao-Cheng CHIU
-
Publication number: 20080180136Abstract: A precharge sample-and-hold circuit is formed by coupling a buffer with an input port and making use of a switch to conduct the circuit between the buffer and a total load capacitor for precharging according the state of a sample-and-hold circuit. When the sample-and-hold circuit is in the sample mode, it precharges the total load capacitor. When the sample-and-hold circuit is in the hold mode, the influence to the sampled signal is further reduced due to the precharging. The requirements of swing rate, output voltage swing, gain-bandwidth product for the opamps can therefore be reduced, hence being applicable to the realization of the design of advanced fabrication technologies of low supply voltages.Type: ApplicationFiled: March 8, 2007Publication date: July 31, 2008Inventors: Jieh-Tsorng Wu, Zwei-Mei Lee, Cheng-Yeh Wang
-
Patent number: 6822601Abstract: A multiplying digital-to-analog converter (MDAC) stage includes a plurality of second capacitances in parallel selectively connected between an input node and an amplifier input and between a corresponding plurality of digital reference signals, which can include a pseudo-random first calibration signal, and the amplifier input. A pipelined ADC incorporating a series of such MDAC stages includes a multiplier connected to the last MDAC stage of the series, a low-pass filter for filtering output of the multiplier and outputting a DC component, and an encoder for receiving output of the MDAC stages and generating a digital output signal and for compensating the digital output signal with the DC component. Background calibration of the ADC includes applying the first calibration signal to a second capacitance of the MDAC stage during a hold phase, and filtering the first calibration signal from the digital output of the pipelined analog-to-digital converter.Type: GrantFiled: July 23, 2003Date of Patent: November 23, 2004Assignee: Silicon Integrated Systems Corp.Inventors: Hung-Chih Liu, Jieh-Tsomg Wu, Zwei-Mei Lee