Method and system for driving a light emitting device display

- Ignis Innovation Inc.

A method and system for driving a light emitting device display is provided. The system provides a timing schedule which increases accuracy in the display. The system may provide the timing schedule by which an operation cycle is implemented consecutively in a group of rows. The system may provide the timing schedule by which an aging factor is used for a plurality of frames.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application No. 15/090,769, filed Apr. 5, 2017, now allowed, which is a continuation of U.S. patent application No. 14/481,370, filed Sep. 9, 2014, now U.S. Pat. No. 9,330,598, which is a continuation of U.S. patent application No. 12/893,148, filed Sep. 29, 2010, now U.S. Pat. No. 8,860,636, which is a continuation of U.S. patent application No. 11/449,487, filed Jun. 8, 2006, now U.S. Pat. No. 7,852,298, which claims priority to Canadian Patent No. 2,508,972, filed Jun. 8, 2005, and Canadian Patent No. 2,537,173, filed Feb. 20, 2006, and Canadian Patent No. 2,542,678, filed Apr. 10, 2006,all of which are hereby incorporated by reference in their entireties.

FIELD OF INVENTION

The present invention relates to display technologies, more specifically a method and system for driving light emitting device displays.

BACKGROUND OF THE INVENTION

Recently active-matrix organic light-emitting diode (AMOLED) displays with amorphous silicon (a-Si), poly-silicon, organic, or other driving backplane have become more attractive due to advantages over active matrix liquid crystal displays. An AMOLED display using a-Si backplanes, for example, has the advantages that include low temperature fabrication that broadens the use of different substrates and makes flexible displays feasible, and its low cost fabrication. Also, OLED yields high resolution displays with a wide viewing angle.

The AMOLED display includes an array of rows and columns of pixels, each having an organic light-emitting diode (OLED) and backplane electronics arranged in the array of rows and columns. Since the OLED is a current driven device, the pixel circuit of the AMOLED should be capable of providing an accurate and constant drive current.

FIG. 1 illustrates conventional operation cycles for a conventional voltage-programmed AMOLED display. In FIG. 1, “Rowi” (i=1, 2, 3) represents a ith row of the matrix pixel array of the AMOLED display. In FIG. 1, “C” represents a compensation voltage generation cycle in which a compensation voltage is developed across the gate-source terminal of a drive transistor of the pixel circuit, “VT-GEN” represents a VT-generation cycle in which the threshold voltage of the drive transistor, VT, is generated, “P” represents a current-regulation cycle where the pixel current is regulated by applying a programming voltage to the gate of the drive transistor, and “D” represents a driving cycle in which the OLED of the pixel circuit is driven by current controlled by the drive transistor.

For each row of the AMOLED display, the operating cycles include the compensation voltage generation cycle “C”, the VT-generation cycle “VT-GEN”, the current-regulation cycle “P”, and the driving cycle “D”. Typically, these operating cycles are performed sequentially for a matrix structure, as shown in FIG. 1. For example, the entire programming cycles (i.e., “C”, “VT-GEN”, and “P”) of the first row (i.e., Row1) are executed, and then the second row (i.e., Row2) is programmed.

However, since the VT-generation cycle “VT-GEN” requires a large timing budget to generate an accurate threshold voltage of a drive TFT, this timing schedule cannot be adopted in large-area displays. Moreover, executing two extra operating cycles (i.e., “C” and “VT-GEN”) results in higher power consumption and also requires extra controlling signals leading to higher implementation cost.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a method and system that obviates or mitigates at least one of the disadvantages of existing systems.

In accordance with an aspect of the present invention there is provided a display system which includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel circuit includes a path for programming, and a second path for generating the threshold of the drive transistor. The system includes: a first driver for providing data for the programming to the pixel array; and a second driver for controlling the generation of the threshold of the drive transistor for one or more drive transistors. The first driver and the second driver drives the pixel array to implement the programming and generation operations independently.

In accordance with a further aspect of the present invention there is provided a method of driving a display system. The display system includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel circuit includes a path for programming, and a second path for generating the threshold of the drive transistor. The method includes the steps of: controlling the generation of the threshold of the drive transistor for one or more drive transistors, providing data for the programming to the pixel array, independently from the step of controlling.

In accordance with a further aspect of the present invention there is provided a display system which includes: a pixel array including a plurality of pixel circuits arranged in row and column, The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The system includes: a first driver for providing data to the pixel array for programming; and a second driver for generating and storing an aging factor of each pixel circuit in a row into the corresponding pixel circuit, and programming and driving the pixel circuit in the row for a plurality of frames based on the stored aging factor. The pixel array is divided into a plurality of segments. At least one of signal lines driven by the second driver for generating the aging factor is shared in a segment.

In accordance with a further aspect of the present invention there is provided a method of driving a display system. The display system includes: a pixel array including a plurality of pixel circuits arranged in row and column. The pixel circuit has a light emitting device, a capacitor, a switch transistor and a drive transistor for driving the light emitting device. The pixel array is divided into a plurality of segments. The method includes the steps of: generating an aging factor of each pixel circuit using a segment signal and storing the aging factor into the corresponding pixel circuit for each row, the segment signal being shared by each segment; and programming and driving the pixel circuit in the row for a plurality of frames based on the stored aging factor.

This summary of the invention does not necessarily describe all features of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will become more apparent from the following description in which reference is made to the appended drawings wherein:

FIG. 1 illustrates conventional operating cycles for a conventional AMOLED display;

FIG. 2 illustrates an example of a segmented timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention;

FIG. 3 illustrates an example of a parallel timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention;

FIG. 4 illustrates an example of an AMOLED display array structure for the timing schedules of FIGS. 2 and 3;

FIG. 5 illustrates an example of a voltage programmed pixel circuit to which the segmented timing schedule and the parallel timing schedule are applicable;

FIG. 6 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 5;

FIG. 7 illustrates another example of a voltage programmed pixel circuit to which the segmented timing schedule and the parallel timing schedule are applicable;

FIG. 8 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 7;

FIG. 9 illustrates an example of a shared signaling addressing scheme for a light emitting display, in accordance with an embodiment of the present invention;

FIG. 10 illustrates an example of a pixel circuit to which the shared signaling addressing scheme is applicable;

FIG. 11 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 10;

FIG. 12 illustrates the pixel current stability of the pixel circuit of FIG. 10;

FIG. 13 illustrates another example of a pixel circuit to which the shared signaling addressing scheme is applicable;

FIG. 14 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 13;

FIG. 15 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 10;

FIG. 16 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 13;

FIG. 17 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable;

FIG. 18 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 17;

FIG. 19 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 17;

FIG. 20 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable;

FIG. 21 illustrates an example of a timing schedule applied to the pixel circuit of FIG. 20; and

FIG. 22 illustrates an example of an AMOLED display array structure for the pixel circuit of FIG. 20.

 DETAILED DESCRIPTION

Embodiments of the present invention are described using a pixel circuit having a light emitting device, such as an organic light emitting diode (OLED), and a plurality of transistors, such as thin film transistors (TFTs), arranged in row and column, which form an AMOLED display. The pixel circuit may include a pixel driver for OLED. However, the pixel may include any light emitting device other than OLED, and the pixel may include any transistors other than TFTs. The transistors in the pixel circuit may be n-type transistors, p-type transistors or combinations thereof. The transistors in the pixel may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET). In the description, “pixel circuit” and “pixel” may be used interchangeably. The pixel circuit may be a current-programmed pixel or a voltage-programmed pixel. In the description below, “signal” and “line” may be used interchangeably.

The embodiments of the present invention involve a technique for generating an accurate threshold voltage of a drive TFT. As a result, it generates a stable current despite the shift of the characteristics of pixel elements due to, for example, the pixel aging, and process variation. It enhances the brightness stability of the OLED. Also it may reduce the power consumption and signals, resulting in low implementation cost.

A segmented timing schedule and a parallel timing schedule are described in detail. These schedules extend the timing budget of a cycle for generating the threshold voltage VT of a drive transistor. As described below, the rows in a display array are segmented and the operating cycles are divided into a plurality of categories, e.g., two categories. For example, the first category includes a compensation cycle and a VT-generation cycle, while the second category includes a current-regulation cycle and a driving cycle. The operating cycles for each category are performed sequentially for each segment, while the two categories are executed for two adjacent segments. For example, while the current regulation and driving cycles are performed for the first segment sequentially, the compensation and VT-generation cycles are executed for the second segment.

FIG. 2 illustrates an example of the segmented timing schedule for stable operation of a light emitting display, in accordance with an embodiment of the present invention. In FIG. 2, “Rowk” (k=1, 2, 3, . . . , j, j+1, j+2) represents a kth row of a display array, an arrow shows an execution direction.

For each row, the timing schedule of FIG. 2 includes a compensation voltage generation cycle “C”, a VT-generation cycle “VT-GEN”, a current-regulation cycle “D”, and a driving cycle “P”.

The timing schedule of FIG. 2 extends the timing budget of the VT-generation cycle “VT-GEN” without affecting the programming time. To achieve this, the rows of the display array to which the segmented addressing scheme of FIG. 2 is applied are categorized as few segments. Each segment includes rows in which the VT-generation cycle is carried out consequently. In FIG. 2, Row1, Row2, Row3, . . . , and, Rowj are in one segment in a plurality of rows of the display array.

The programming of each segment starts with executing the first and second operating cycles “C” and “VT-GEN”. After that, the current-calibration cycle “P” is preformed for the entire segment. As a result, the timing budget of the VT-generation cycle “VT-GEN” is extended to j. τP where j is the number of rows in each segment, and τP is the timing budget of the first operating cycle “C” (or current regulation cycle).

Also, the frame time τF is Z×n×τP where n is the number of rows in the display, and Z is a function of number of iteration in a segment. For example, in FIG. 2, the VT generation starts from the first row of the segment and goes to the last row (the first iteration) and then the programming starts from the first row and goes to the last row (the second iteration). Accordingly, Z is set to 2. If the number of iteration increases, the frame time will become Z×n×τP in which Z is the number of iteration and may be greater than 2.

FIG. 3 illustrates an example of the parallel timing schedule for stable operation of a light emitting light display, in accordance with an embodiment of the present invention. In FIG. 3, “Rowk” (k=1, 2, 3, . . . , j, j+1) represents a kth row of a display array.

Similar to FIG. 2, the timing schedule of FIG. 4 includes the compensation voltage generation cycle “C”, the VT-generation cycle “VT-GEN”, the current-regulation cycle “P”, and the driving cycle “D”, for each row.

The timing schedule of FIG. 3 extends the timing budget of the VT-generation cycle “VT-GEN”, whereas τP is preserved as τF/n, where τP is the timing budget of the first operating cycle “C”, τF is a frame time, and n is the number of rows in the display array. In FIG. 3, Row1 to Rowj are in a segment in a plurality of rows of the display array.

According to the above addressing scheme, the current-regulation cycle “P” of each segment is preformed in parallel with the first operating cycles “C” of the next segment. Thus, the display array is designed to support the parallel operation, i.e., having capability of carrying out different cycles independently without affecting each other, e.g., compensation and programming, VT-generation and current regulation.

FIG. 4 illustrates an example of an example of an AMOLED display array structure for the the timing schedules of FIGS. 2 and 3. In FIG. 4, SEL[a] (a=1, . . . , m) represents a select signal to select a row, CTRL[b] (b=1, . . . , m) represents a controlling signal to generate the threshold voltage of the drive TFT at each pixel in the row, and VDATA[c] (c=1, . . . , n) represents a data signal to provide a programming data. The AMOLED display 10 of FIG. 4 includes a plurality of pixel circuits 12 which are arranged in row and column, an address driver 14 for controlling SEL[a] and CTRL[b], and a data driver 16 for controlling VDATA[c]. The rows of the pixel circuits 12 (e.g., Row1, . . . , Rowm-h and Rowm-h+1, . . . , Rowm) are segmented as described above. To implement certain cycles in parallel, the AMOLED display 10 is designed to support the parallel operation.

FIG. 5 illustrates an example of a pixel circuit to the segmented timing schedule and parallel timing schedule are applicable. The pixel circuit 50 of FIG. 5 includes an OLED 52, a storage capacitor 54, a drive TFT 56, and switch TFTs 58 and 60. A select line SEL1 is connected to the gate terminal of the switch TFT 58. A select line SEL2 is connected to the gate terminal of the switch TFT 60. The first terminal of the switch TFT 58 is connected to a data line VDATA, and the second terminal of the switch TFT 58 is connected to the gate of the drive TFT 56 at node A1. The first terminal of the switch TFT 60 is connected to node A1, and the second terminal of the switch TFT 60 is connected to a ground line. The first terminal of the drive TFT 56 is connected to a controllable voltage supply VDD, and the second terminal of the drive TFT 56 is connected to the anode electrode of the OLED 52 at node B1. The first terminal of the storage capacitor 54 is connected to node A1, and the second terminal of the storage capacitor 54 is connected to node B1. The pixel circuit 50 can be used with the segmented timing schedule, the parallel timing schedule, and a combination thereof.

VT-generation occurs through the transistors 56 and 60, while current regulation is performed by the transistor 58 through the VDATA line. Thus, this pixel is capable of implementing the parallel operation.

FIG. 6 illustrates an example of a timing schedule applied to the pixel circuit 50. In FIG. 7, “X11”, “X12”, “X13”, and “X14” represent operating cycles. X11 corresponds to “C” of FIGS. 2 and 3, X12 corresponds to “VT-GEN” of FIGS. 2 and 3, X13 corresponds to “P” of FIGS. 2 and 3, and X14 corresponds to “D” of FIGS. 2 and 3.

Referring to FIGS. 5 and 6, the storage capacitor 54 is charged to a negative voltage (−Vcomp) during the first operating cycle X11, while the gate voltage of the drive TFT 56 is zero. During the second operating cycle X12, node B1 is charged up to −VT where VT is the threshold of the drive TFT 56. This cycle X12 can be done without affecting the data line VDATA since it is preformed through the switch transistor 60, not the switch transistor 58, so that the other operating cycle can be executed for the other rows. During the third operating cycle X13, node A1 is charged to a programming voltage VP, resulting in VGS=VP+VT where VGS represents a gate-source voltage of the drive TFT 56.

FIG. 7 illustrates another example of a pixel circuit to the segmented timing schedule and the parallel timing schedules are applicable. The pixel circuit 70 of FIG. 7 includes an OLED 72, storage capacitors 74 and 76, a drive TFT 78, and switch TFTs 80, 82 and 84. A first select line SEL1 is connected to the gate terminal of the switch TFTs 80 and 82. A second select line SEL2 is connected to the gate terminal of the switch TFT 84. The first terminal of the switch TFT 80 is connected to the cathode of the OLED 72, and the second terminal of the switch TFT 80 is connected to the gate terminal of the drive TFT 78 at node A2. The first terminal of the switch TFT 82 is connected to node B2, and the second terminal of the switch TFT 82 is connected to a ground line. The first terminal of the switch TFT 84 is connected to a data line VDATA, and the second terminal of the switch TFT 84 is connected to node B2. The first terminal of the storage capacitor 74 is connected to node A2, and the second terminal of the storage capacitor 74 is connected to node B2. The first terminal of the storage capacitor 76 is connected to node B2, and the second terminal of the storage capacitor 76 is connected to a ground line. The first terminal of the drive TFT 78 is connected to the cathode electrode of the OLED 72, and the second terminal of the drive TFT 78 is coupled to a ground line. The anode electrode of the OLED 72 is coupled to a controllable voltage supply VDD. The pixel circuit 70 has the capability of adopting the segmented timing schedule, the parallel timing schedule, and a combination thereof.

VT-generation occurs through the transistors 78, 80 and 82, while current regulation is performed by the transistor 84 through the VDATA line. Thus, this pixel is capable of implementing the parallel operation.

FIG. 8 illustrates an example of a timing schedule applied to the pixel circuit 70. In FIG. 8, “X21”, “X22”, “X23”, and “X24” represent operating cycles. X21 corresponds to “C” of FIGS. 2 and 3, X22 corresponds to “VT-GEN” of FIGS. 2 and 3, X23 corresponds to “P” of FIGS. 2 and 3, and X24 corresponds to “D” of FIGS. 2 and 3.

Referring to FIGS. 7 and 8, the pixel circuit 70 employs bootstrapping effect to add a programming voltage to the stored VT where VT is the threshold voltage of the drive TFT 78. During the first operating cycle x21, node A2 is charged to a compensating voltage, VDD-VOLED where VOLED is a voltage of the OLED 72, and node B2 is discharged to ground. During the second operating cycle X22, voltage at node A2 is changed to the VT of the drive TFT 78. The current regulation occurs in the third operating cycle X23 during which node B2 is charged to a programming voltage VP so that node A2 changes to VP+VT.

The segmented timing schedule and the parallel timing schedule described above provide enough time for the pixel circuit to generate an accurate threshold voltage of the drive TFT. As a result, it generates a stable current despite the pixel aging, process variation, or a combination thereof. The operating cycles are shared in a segment such that the programming cycle of a row in the segment is overlapped with the programming cycle of another row in the segment. Thus, they can maintain high display speed, regardless of the size of the display.

A shared signaling addressing scheme is described in detail. According to the shared signaling addressing scheme, the rows in the display array are divided into few segments. The aging factor (e.g., threshold voltage of the drive TFT, OLED voltage) of the pixel circuit is stored in the pixel. The stored aging factor is used for a plurality of frames. One or more signals required to generate the aging factor are shared in the segment.

For example, the threshold voltage VT of the drive TFT is generated for each segment at the same time. After that, the segment is put on the normal operation. All extra signals besides the data line and select line required to generate the threshold voltage (e.g., VSS of FIG. 10) are shared between the rows in each segment. Considering that the leakage current of the TFT is small, using a reasonable storage capacitor to store the VT results in less frequent compensation cycle. As a result, the power consumption reduces dramatically.

Since the VT-generation cycle is carried out for each segment, the time assigned to the VT-generation cycle is extended by the number of rows in a segment leading to more precise compensation. Since the leakage current of a-Si: TFTs is small (e.g., the order of 10−14), the generated VT can be stored in a capacitor and be used for several other frames. As a result, the operating cycles during the next post-compensation frames are reduced to the programming and driving cycles. Consequently, the power consumption associated with the external driver and with charging/discharging the parasitic capacitances is divided between the same few frames.

FIG. 9 illustrates an example of the shared signaling addressing scheme for a light emitting light display, in accordance with an embodiment of the present invention. The shared signaling addressing scheme reduces the interface and driver complexity.

A display array to which the shared signaling addressing scheme is applied is divided into few segments, similar to those for FIGS. 2 and 3. In FIG. 9, “Row [j, k]” (k=1, 2, 3, . . . , h) represents the kth row in the jth segment, “h” is the number of row in each segment, and “L” is the number of frames that use the same generated VT. In FIG. 9, “Row [j, k]” (k=1, 2, 3, . . . , h) is in a segment, and “Row [j−1, k]” (k=1, 2, 3, . . . , h) is in another segment.

The timing schedule of FIG. 9 includes compensation cycles “C & VT-GEN” (e.g. 301 of FIG. 9), a programming cycle “P”, and a driving cycle “D”. A compensation interval 300 includes a generation frame cycle 302 in which the threshold voltage of the drive TFT is generated and stored inside the pixel, compensation cycles “C & VT-GEN” (e.g. 301 of FIG. 9), besides the normal operation of the display, and L−1 post compensation frames cycles 304 which are the normal operation frame. The generation frame cycle 302 includes one programming cycle “P” and one driving cycle “D”. The L−1 post compensation frames cycle 304 includes a set of the programming cycle “P” and the driving cycle “D”, in series.

As shown in FIG. 9, the driving cycle of each row starts with a delay of τP from the previous row where τP is the timing budget assigned to the programming cycle “P”. The timing of the driving cycle “D” at the last frame is reduced for each rows by i*τP where “i” is the number of rows before that row in the segment (e.g., (h−1) for Row [j, h]).

Since τP (e.g., the order of 10 μs) is much smaller than the frame time (e.g., the order of 16 ms), the latency effect is negligible. However, to minimize this effect, the programming direction may be changed each time, so that the average brightness lost due to latency becomes equal for all the rows or takes into consideration this effect in the programming voltage of the frames before and after the compensation cycles. For example, the sequence of programming the row may be changed after each VT-generation cycle (i.e., programming top-to-bottom and bottom-to-top iteratively),

FIG. 10 illustrates an example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit 90 of FIG. 10 includes an OLED 92, storage capacitors 94 and 96, a drive TFT 98, and switch TFTs 100, 102 and 104. The pixel circuit 90 is similar to the pixel circuit 70 of FIG. 7. The drive TFT 98, the switch TFT 100, and the first storage capacitor 94 are connected at node A3. The switch TFTs 102 and 104, and the first and second storage capacitors 94 and 96 are connected at node B3. The OLED 92, the drive TFT 98 and the switch TFT 100 are connected at node C3. The switch TFT 102, the second storage capacitor 96, and the drive TFT 98 are connected to a controllable voltage supply VSS.

FIG. 11 illustrates an example of a timing schedule applied to the pixel circuit 90. In FIG. 11, “X31”, “X32”, “X33”, “X34”, and “X35” represent operating cycles. X31, X32 and X33 correspond to the compensation cycles (e.g. 301 of FIG. 9), X34 corresponds to “P” of FIG. 9, and X35 correspond to “D” of FIG. 9.

Referring to FIGS. 10 and 11, the pixel circuit 90 employs a bootstrapping effect to add the programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 98. The compensation cycles (e.g. 301 of FIG. 9) include the first three cycles X31, X32, and X33. During the first operating cycle X31, node A3 is charged to a compensation voltage, VDD-VOLED. The timing of the first operating cycle X31 is small to control the effect of unwanted emission. During the second operating cycle X32, VSS goes to a high positive voltage V1 (for example, V1=20 V), and thus node A3 is bootstrapped to a high voltage, and also node C3 goes to V1, resulting in turning off the OLED 92. During the third operating cycle X33, the voltage at node A3 is discharged through the switch TFT 100 and the drive TFT 98 and settles to V2+VT where VT is the threshold voltage of the drive TFT 98, and V2 is, for example, 16 V. VSS goes to zero before the current-regulation cycle, and node A3 goes to VT. A programming voltage VPG is added to the generated VT by bootstrapping during the fourth operating cycle X34. The current regulation occurs in the fourth operating cycle X34 during which node B3 is charged to the programming voltage VPG (for example, VPG=6V). Thus the voltage at node A3 changes to VPG+VT resulting in an overdrive voltage independent of VT. The current of the pixel circuit during the fifth cycle X35 (driving cycle) becomes independent of VT shift. Here, the first storage capacitor 94 is used to store the VT during the VT-generation interval.

FIG. 12 illustrates the pixel current stability of the pixel circuit 90 of FIG. 10. In FIG. 12, “ΔVT” represents the shift in the threshold voltage of the drive TFT (e.g., 98 of FIG. 10), and “Error in 1 pixel (%)” represents the change in the pixel current causing by ΔVT As shown in FIG. 12, the pixel circuit 90 of FIG. 10 provides a highly stable current even after a 2-V shift in the VT of the drive TFT.

FIG. 13 illustrates another example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit 110 of FIG. 13 is similar to the pixel circuit 90 of FIG. 10, and, however, includes two switch TFTs. The pixel circuit 110 includes an OLED 112, storage capacitors 114 and 116, a drive TFT 118, and switch TFTs 120 and 122. The drive TFT 118, the switch TFT 120, and the first storage capacitor 114 are connected at node A4. The switch TFTs 122 and the first and second storage capacitors 114 and 116 are connected at node B4. The cathode of the OLED 112, the drive TFT 118 and the switch TFT 120 are connected to node C4. The second storage capacitor 116 and the drive TFT 118 are connected to a controllable voltage supply VSS.

FIG. 14 illustrates an example of a timing schedule applied to the pixel circuit 110. In FIG. 15, “X41”, “X42”, “X43”, “X44”, and “X44” represent operating cycles. X41, X42, and X43 correspond to compensation cycles (e.g. 301 of FIG. 9), X44 correspond to “P” of FIG. 9, and X45 correspond to “D” of FIG. 9.

Referring to FIGS. 13 and 14, the pixel circuit 110 employs a bootstrapping effect to add the programming voltage to the generated VT. The compensation cycles (e.g. 301 of FIG. 9) include the first three cycles X41, X42, and X43. During the first operating cycle X41, node A4 is charged to a compensation voltage, VDD-VOLED. The timing of the first operating cycle X41 is small to control the effect of unwanted emission. During the second operating cycle X42, VSS goes to a high positive voltage V1 (for example, V1=20 V), and so node A4 is bootstrapped to a high voltage, and also node C4 goes to V1, resulting in turning off the OLED 112. During the third operating cycle X43, the voltage at node A4 is discharged through the switch TFT 120 and the drive TFT 118 and settles to V2+VT where VT is the threshold voltage of the drive TFT 118 and V2 is, for example, 16 V. VSS goes to zero before the current-regulation cycle, and thus node A4 goes to VT. A programming voltage VPG is added to the generated VT by bootstrapping during the fourth operating cycle X44. The current regulation occurs in the fourth operating cycle X44 during which node B4 is charged to the programming voltage VPG (for example, VPG=6 V). Thus the voltage at node A4 changes to VPG+VT resulting in an overdrive voltage independent of VT. The current of the pixel circuit during the fifth cycle X45 (driving cycle) becomes independent of VT shift. Here, the first storage capacitor 114 is used to store the VT during the VT-generation interval.

FIG. 15 illustrates an example of an AMOLED display structure for the pixel circuit of FIG. 10. In FIG. 15, GSEL[a] (a=1, . . . , k) corresponds to SEL2 of FIG. 10, SEL1[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 10, GVSS[c] (c=1, . . . , k) corresponds to VSS of FIG. 10, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 10. The AMOLED display 200 of FIG. 15 includes a plurality of pixel circuits 90 which are arranged in row and column, an address driver 204 for controlling GSEL[a], SEL1[b] and GVSS[c], and a data driver 206 for controlling VDATA[s]. The rows of the pixel circuits 90 are segmented as described above. In FIG. 15, segment [1] and segment [k] are shown as examples.

Referring to FIGS. 10 and 15, SEL2 and VSS signals of the rows in one segment are connected together and form GSEL and GVSS signals.

FIG. 16 illustrates an example of an AMOLED display structure for the pixel circuit of FIG. 14. In FIG. 17, GSEL[a] (a=1, . . . , k) corresponds to SEL2 of FIG. 14, SEL1[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 14, GVSS[c] (c=1, . . . , k) corresponds to VSS of FIG. 14, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 14. The AMOLED display 210 of FIG. 16 includes a plurality of pixel circuits 110 which are arranged in row and column, an address driver 214 for controlling GSEL[a], SEL1[b] and GVSS[c], and a data driver 216 for controlling VDATA[s]. The rows of the pixel circuits 110 are segmented as described above. In FIG. 15, segment [1] and segment [k] are shown as examples.

Referring to FIGS. 14 and 16, SEL2 and VSS signals of the rows in one segment are connected together and form GSEL and GVSS signals.

Referring to FIGS. 15 and 16, the display arrays can diminish its area by sharing VSS and GSEL signals between physically adjacent rows. Moreover, GVSS and GSEL in the same segment are merged together and form the segment GVSS and GSEL lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.

FIG. 17 illustrates a further example of a pixel circuit to which the shared signaling addressing scheme is applicable. The pixel circuit of FIG. 17 includes an OLED 132, storage capacitors 134 and 136, a drive TFT 138, and switch TFTs 140, 142 and 144. A first select line SEL is connected to the gate terminal of the switch TFT 142. A second select line GSEL is connected to the gate terminal of the switch TFT 144. A GCOMP signal line is connected to the gate terminal of the switch TFT 140. The first terminal of the switch TFT 140 is connected to node A5, and the second terminal of the switch TFT 140 is connected to node C5. The first terminal of the drive TFT 138 is connected to node C5 and the second terminal of the drive TFT 138 is connected to the anode of the OLED 132. The first terminal of the switch TFT 142 is connected to a data line VDATA, and the second terminal of the switch TFT 142 is connected to node B5. The first terminal of the switch TFT 144 is connected to a voltage supply VDD, and the second terminal of the switch TFT 144 is connected to node C5. The first terminal of the first storage capacitor 134 is connected to node A5, and the second terminal of the first storage capacitor 134 is connected to node B5. The first terminal of the second storage capacitor 136 is connected to node B5, and the second terminal of the second storage capacitor 136 is connected to VDD.

FIG. 18 illustrates an example of a timing schedule applied to the pixel circuit 130. In FIG. 18, operating cycles X51, X52, X53, and X54 form a generating frame cycle (e.g., 302 of FIG. 9), the second operating cycles X53 and X54 form a post-compensation frame cycle (e.g., 304 of FIGS. 9). X53 and X54 are the normal operation cycles whereas the rest are the compensation cycles.

Referring to FIGS. 17 and 18, the pixel circuit 130 employs bootstrapping effect to add a programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 138. The compensation cycles (e.g. 301 of FIG. 9) include the first two cycles X51 and X52. During the first operating cycle X51, node A5 is charged to a compensation voltage, and node B5 is charged to VREF through the switch TFT 142 and VDATA. The timing of the first operating cycle X51 is small to control the effect of unwanted emission. During the second operating cycle X52, GSEL goes to zero and thus it turns off the switch TFT 144. The voltage at node A5 is discharged through the switch TFT 140 and the drive TFT 138 and settles to VOLED+VT where VOLED is the voltage of the OLED 132, and VT is the threshold voltage of the drive TFT 138. During the programming cycle, i.e., the third operating cycle X53, node B5 is charged to VP+VREF where VP is a programming voltage. Thus the gate voltage of the drive TFT 138 becomes VOLED+VT+VP. Here, the first storage capacitor 134 is used to store the VT+VOLED during the compensation interval.

FIG. 19 illustrates an example of an AMOLED display array structure for the pixel circuit 130 of FIG. 17. In FIG. 19, GSEL[a] (a=1, . . . , k) corresponds to GSEL of FIG. 17, SEL[b] (b=1, . . . , m) corresponds to SEL1 of FIG. 17, GCMP[c] (c=1, . . . , k) corresponds to GCOMP of FIG. 17, VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 17. The AMOLED display 220 of FIG. 19 includes a plurality of pixel circuits 130 which are arranged in row and column, an address driver 224 for controlling SEL[a], GSEL[b], and GCOMP[c], and a data driver 226 for controlling VDATA[c]. The rows of the pixel circuits 130 are segmented (e.g., segment [1] and segment [k]) as described above.

As shown in FIGS. 17 and 19, GSEL and GCOMP signals of the rows in one segment are connected together and form GSEL and GCOMP lines. GSEL and GCOMP signals are shared in the segment. Moreover, GVSS and GSEL in the same segment are merged together and form the segment GVSS and GSEL lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.

FIG. 20 illustrates a further example of a pixel circuit to which the shared addressing scheme is applicable. The pixel circuit 150 of FIG. 20 is similar to the pixel circuit 130 of FIG. 17. The pixel circuit 150 includes an OLED 152, storage capacitors 154 and 156, a drive TFT 158, and switch TFTs 160, 162, and 164. The gate terminal of the switch TFT 164 is connected to a controllable voltage supply VDD, rather than GSEL. The drive TFT 158, the switch TFT 162 and the first storage capacitor 154 are connected at node A6. The switch TFT 162 and the first and second storage capacitors 154 and 156 are connected at node B6. The drive TFT 158 and the switch TFTs 160 and 164 are connected to node C6.

FIG. 21 illustrates an example of a timing schedule applied to the pixel circuit 150. In FIG. 21, operating cycles X61, X62, X63, and X64 form a generating frame cycle (e.g., 302 of FIG. 9), the second operating cycles X63 and X64 form a post-compensation frame cycle (e.g., 304 of FIG. 9).

Referring to FIGS. 20 and 21, the pixel circuit 150 employs bootstrapping effect to add a programming voltage to the generated VT where VT is the threshold voltage of the drive TFT 158. The compensation cycles (e.g. 301 of FIG. 9) include the first two cycles X61 and X62. During the first operating cycle X61, node A6 is charged to a compensation voltage, and node B6 is charged to VREF through the switch TFT 162 and VDATA. The timing of the first operating cycle x61 is small to control the effect of unwanted emission. During the second operating cycle x62, VDD goes to zero and thus it turns off the switch TFT 164. The voltage at node A6 is discharged through the switch TFT 160 and the drive fn. 158 and settles to VOLED+VT where VOLED is the voltage of the OLED 152, and VT is the threshold voltage of the drive TFT 158. During the programming cycle, i.e., the third operating cycle x63, node B6 is charged to VP+VREF where VP is a programming voltage. It has been identified Thus the gate voltage of the drive TFT 158 becomes VOLED+VT+VP. Here, the first storage capacitor 154 is used to store the VT+VOLED during the compensation interval.

FIG. 22 illustrates an example of an AMOLED display array structure for the pixel circuit 150 of FIG. 20. In FIG. 22, SEL[a] (a=1, . . . , m) corresponds to SEL of FIG. 22, GCMP[b] (b=1, . . . , K) corresponds to GCOMP of FIG. 22, GVDD[c] (c=1, . . . , k) corresponds to VDD of FIG. 22, and VDATA[d] (d=1, . . . , n) corresponds to VDATA of FIG. 22. The AMOLED display 230 of FIG. 22 includes a plurality of pixel circuits 150 which are arranged in row and column, an address driver 234 for controlling SEL[a], GCOMP[b], and GVDD[c], and a data driver 236 for controlling VDATA[c]. The rows of the pixel circuits 230 are segmented (e.g., segment [1] and segment [k]) as described above.

Referring to FIGS. 20 and 22, VDD and GCOMP signals of the rows in one segment are connected together and form GVDD and GCOMP lines. GVDD and GCOMP signals are shared in the segment. Moreover, GVDD and GCOMP in the same segment are merged together and form the segment GVDD and GCOMP lines. Thus, the controlling signals are reduced. Further, the number of blocks driving the signals is also reduced resulting in lower power consumption and lower implementation cost.

According to the embodiments of the present invention, the operating cycles are shared in a segment to generate an accurate threshold voltage of the drive TFT. It reduces the power consumption and signals, resulting in lower implementation cost. The operating cycles of a row in the segment are overlapped with the operating cycles of another row in the segment. Thus, they can maintain high display speed, regardless of the size of the display.

The accuracy of the generated VT depends on the time allocated to the VT-generation cycle. The generated VT is a function of the storage capacitance and drive TFT parameters, as a result, the special mismatch affects the generated VT associated within the mismatch in the storage capacitor for a given threshold voltage of the drive transistor. Increasing the time of the VT-generation cycle reduces the effect of special mismatch on the generated VT. According to the embodiments of the present invention, the timing assigned to VT is extendable without either affecting the frame rate or reducing the number of rows, thus, it is capable of reducing the imperfect compensation and spatial mismatch effect, regardless of the size of the panel.

The VT-generation time is increased to enable high-precision recovery of the threshold voltage VT of the drive TFT across its gate-source terminals. As a result, the uniformity over the panel is improved. In addition, the pixel circuits for the addressing schemes have the capability of providing a predictably higher current as the pixel ages and so as to compensate for the OLED luminance degradation.

According to the embodiments of the present invention, the addressing schemes improve the backplane stability, and also compensate for the OLED luminance degradation. The overhead in power consumption and implementation cost is reduced by over 90% compared to the existing compensation driving schemes.

Since the shared addressing scheme ensures the low power consumption, it is suitable for low power applications, such as mobile applications. The mobile applications may be, but not limited to, Personal Digital Assistants (PDAs), cell phones, etc.

All citations are hereby incorporated by reference.

The present invention has been described with regard to one or more embodiments. However, it will be apparent to persons skilled in the art that a number of variations and modifications can be made without departing from the scope of the invention as defined in the claims.

Claims

1. A method of driving a display system using a segmented addressing scheme, the display system comprising an array of pixel circuits divided into a plurality of segments driven according to the segmented addressing scheme, each of the plurality of segments including pixel circuits in more than one row of the array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, and a switch transistor for generating a threshold voltage of the drive transistor during a generating threshold voltage operation, the method comprising:

simultaneously controlling the switch transistors in a plurality of pixel circuits in more than one row in a first segment of the plurality of segments of the array with shared control signals, to simultaneously generate the threshold voltages of the drive transistors in the plurality of pixel circuits in the first segment during the generating threshold voltage operation for the plurality of pixel circuits in the first segment, while controlling switch transistors of every pixel circuit of every segment of the plurality of segments other than the first segment to not generate threshold voltages.

2. A method as claimed in claim 1, wherein each segment includes a plurality of rows, the simultaneously controlling the switch transistors being executed consecutively for each segment in the plurality of segments.

3. A method as claimed in claim 1, further comprising:

subsequently implementing simultaneously controlling the switch transistors of the first segment, after the simultaneously controlling the switch transistors is carried out in a second segment.

4. A display system comprising:

an array of pixel circuits divided into a plurality of segments, each of the plurality of segments driven according to a segmented addressing scheme, each of the plurality of segments including pixel circuits in more than one row of the array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, and a switch transistor for generating a threshold voltage of the drive transistor during a generating threshold voltage operation; and
a driver configured to implement the segmented addressing scheme using the plurality of segments including simultaneously controlling the switch transistors in a plurality of pixel circuits in more than one row in a first segment of the plurality of segments of the array with shared control signals, to simultaneously generate the threshold voltages of the drive transistors in the plurality of pixel circuits in the first segment during the generating threshold voltage operation for the plurality of pixel circuits in the first segment, while controlling switch transistors of every pixel circuit of every segment of the plurality of segments other than the first segment to not generate threshold voltages.

5. A display system as claimed in claim 4, wherein each segment includes a plurality of rows, the driver configured to simultaneously control the switch transistors consecutively for each segment in the plurality of segments.

6. A display system as claimed in claim 4, wherein the driver is further configured to simultaneously control the switch transistors of the first segment, after simultaneously controlling the switch transistors in a second segment.

Referenced Cited
U.S. Patent Documents
3506851 April 1970 Polkinghorn
3750987 August 1973 Gobel
3774055 November 1973 Bapat
4090096 May 16, 1978 Nagami
4160934 July 10, 1979 Kirsch
4295091 October 13, 1981 Ponkala
4354162 October 12, 1982 Wright
4943956 July 24, 1990 Noro
4996523 February 26, 1991 Bell
5134387 July 28, 1992 Smith
5153420 October 6, 1992 Hack
5170158 December 8, 1992 Shinya
5198803 March 30, 1993 Shie
5204661 April 20, 1993 Hack
5266515 November 30, 1993 Robb
5278542 January 11, 1994 Smith
5408267 April 18, 1995 Main
5489918 February 6, 1996 Mosier
5498880 March 12, 1996 Lee
5557342 September 17, 1996 Eto
5561381 October 1, 1996 Jenkins
5572444 November 5, 1996 Lentz
5589847 December 31, 1996 Lewis
5619033 April 8, 1997 Weisfield
5648276 July 15, 1997 Hara
5670973 September 23, 1997 Bassetti
5684365 November 4, 1997 Tang
5691783 November 25, 1997 Numao
5701505 December 23, 1997 Yamashita
5714968 February 3, 1998 Ikeda
5723950 March 3, 1998 Wei
5744824 April 28, 1998 Kousai
5745660 April 28, 1998 Kolpatzik
5748160 May 5, 1998 Shieh
5758129 May 26, 1998 Gray
5815303 September 29, 1998 Berlin
5835376 November 10, 1998 Smith
5870071 February 9, 1999 Kawahata
5874803 February 23, 1999 Garbuzov
5880582 March 9, 1999 Sawada
5903248 May 11, 1999 Irwin
5917280 June 29, 1999 Burrows
5923794 July 13, 1999 McGrath
5945972 August 31, 1999 Okumura
5949398 September 7, 1999 Kim
5952789 September 14, 1999 Stewart
5952991 September 14, 1999 Akiyama
5982104 November 9, 1999 Sasaki
5990629 November 23, 1999 Yamada
6023259 February 8, 2000 Howard
6069365 May 30, 2000 Chow
6091203 July 18, 2000 Kawashima
6097360 August 1, 2000 Holloman
6100868 August 8, 2000 Lee
6144222 November 7, 2000 Ho
6177915 January 23, 2001 Beeteson
6229506 May 8, 2001 Dawson
6229508 May 8, 2001 Kane
6246180 June 12, 2001 Nishigaki
6252248 June 26, 2001 Sano
6259424 July 10, 2001 Kurogane
6262589 July 17, 2001 Tamukai
6268841 July 31, 2001 Cairns
6271825 August 7, 2001 Greene
6288696 September 11, 2001 Holloman
6304039 October 16, 2001 Appelberg
6307322 October 23, 2001 Dawson
6310962 October 30, 2001 Chung
6320325 November 20, 2001 Cok
6323631 November 27, 2001 Juang
6329971 December 11, 2001 McKnight
6333729 December 25, 2001 Ha
6356029 March 12, 2002 Hunter
6373454 April 16, 2002 Knapp
6377237 April 23, 2002 Sojourner
6384804 May 7, 2002 Dodabalapur
6388653 May 14, 2002 Goto
6392617 May 21, 2002 Gleason
6396469 May 28, 2002 Miwa
6404139 June 11, 2002 Sasaki
6414661 July 2, 2002 Shen et al.
6417825 July 9, 2002 Stewart
6421033 July 16, 2002 Williams
6430496 August 6, 2002 Smith
6433488 August 13, 2002 Bu
6437106 August 20, 2002 Stoner
6445369 September 3, 2002 Yang
6473065 October 29, 2002 Fan
6475845 November 5, 2002 Kimura
6501098 December 31, 2002 Yamazaki
6501466 December 31, 2002 Yamagashi
6518962 February 11, 2003 Kimura
6522315 February 18, 2003 Ozawa
6525683 February 25, 2003 Gu
6531827 March 11, 2003 Kawashima
6535185 March 18, 2003 Kim
6541921 April 1, 2003 Luciano, Jr.
6542138 April 1, 2003 Shannon
6555420 April 29, 2003 Yamazaki
6559839 May 6, 2003 Ueno
6577302 June 10, 2003 Hunter
6580408 June 17, 2003 Bae
6580657 June 17, 2003 Sanford
6583398 June 24, 2003 Harkin
6583775 June 24, 2003 Sekiya
6594606 July 15, 2003 Everitt
6618030 September 9, 2003 Kane
6639244 October 28, 2003 Yamazaki
6668645 December 30, 2003 Gilmour
6677713 January 13, 2004 Sung
6680580 January 20, 2004 Sung
6686699 February 3, 2004 Yumoto
6687266 February 3, 2004 Ma
6690000 February 10, 2004 Muramatsu
6690344 February 10, 2004 Takeuchi
6693388 February 17, 2004 Oomura
6693610 February 17, 2004 Shannon
6694248 February 17, 2004 Smith
6697057 February 24, 2004 Koyama
6720942 April 13, 2004 Lee
6724151 April 20, 2004 Yoo
6734636 May 11, 2004 Sanford
6738034 May 18, 2004 Kaneko
6738035 May 18, 2004 Fan
6753655 June 22, 2004 Shih
6753834 June 22, 2004 Mikami
6756741 June 29, 2004 Li
6756952 June 29, 2004 Decaux
6756958 June 29, 2004 Furuhashi
6765549 July 20, 2004 Yamazaki
6771028 August 3, 2004 Winters
6777712 August 17, 2004 Sanford
6777888 August 17, 2004 Kondo
6781567 August 24, 2004 Kimura
6788231 September 7, 2004 Hsueh
6806497 October 19, 2004 Jo
6806638 October 19, 2004 Lih
6806857 October 19, 2004 Sempel
6809706 October 26, 2004 Shimoda
6815975 November 9, 2004 Nara
6828950 December 7, 2004 Koyama
6853371 February 8, 2005 Miyajima
6858991 February 22, 2005 Miyazawa
6859193 February 22, 2005 Yumoto
6873117 March 29, 2005 Ishizuka
6876346 April 5, 2005 Anzai
6885356 April 26, 2005 Hashimoto
6900485 May 31, 2005 Lee
6903734 June 7, 2005 Eu
6909243 June 21, 2005 Inukai
6909419 June 21, 2005 Zavracky
6911960 June 28, 2005 Yokoyama
6911964 June 28, 2005 Lee
6914448 July 5, 2005 Jinno
6919871 July 19, 2005 Kwon
6924602 August 2, 2005 Komiya
6937215 August 30, 2005 Lo
6937220 August 30, 2005 Kitaura
6940214 September 6, 2005 Komiya
6943500 September 13, 2005 LeChevalier
6947022 September 20, 2005 McCartney
6954194 October 11, 2005 Matsumoto
6956547 October 18, 2005 Bae
6970149 November 29, 2005 Chung
6975142 December 13, 2005 Azami
6975332 December 13, 2005 Arnold
6995510 February 7, 2006 Murakami
6995519 February 7, 2006 Arnold
7023408 April 4, 2006 Chen
7027015 April 11, 2006 Booth, Jr.
7027078 April 11, 2006 Reihl
7034793 April 25, 2006 Sekiya
7038392 May 2, 2006 Libsch
7053875 May 30, 2006 Chou
7057359 June 6, 2006 Hung
7057588 June 6, 2006 Asano
7061451 June 13, 2006 Kimura
7064733 June 20, 2006 Cok
7071932 July 4, 2006 Libsch
7088051 August 8, 2006 Cok
7088052 August 8, 2006 Kimura
7102378 September 5, 2006 Kuo
7106285 September 12, 2006 Naugler
7112820 September 26, 2006 Chang
7113864 September 26, 2006 Smith
7116058 October 3, 2006 Lo
7119493 October 10, 2006 Fryer
7122835 October 17, 2006 Ikeda
7127380 October 24, 2006 Iverson
7129914 October 31, 2006 Knapp
7161566 January 9, 2007 Cok
7164417 January 16, 2007 Cok
7193589 March 20, 2007 Yoshida
7224332 May 29, 2007 Cok
7227519 June 5, 2007 Kawase
7245277 July 17, 2007 Ishizuka
7246912 July 24, 2007 Burger
7248236 July 24, 2007 Nathan
7259737 August 21, 2007 Ono
7262753 August 28, 2007 Tanghe
7274363 September 25, 2007 Ishizuka
7310092 December 18, 2007 Imamura
7315295 January 1, 2008 Kimura
7317434 January 8, 2008 Lan
7321348 January 22, 2008 Cok
7327357 February 5, 2008 Jeong
7333077 February 19, 2008 Koyama
7339560 March 4, 2008 Sun
7343243 March 11, 2008 Smith
7355574 April 8, 2008 Leon
7358941 April 15, 2008 Ono
7368868 May 6, 2008 Sakamoto
7397485 July 8, 2008 Miller
7411571 August 12, 2008 Huh
7414600 August 19, 2008 Nathan
7423617 September 9, 2008 Giraldo
7453054 November 18, 2008 Lee
7466166 December 16, 2008 Date
7474285 January 6, 2009 Kimura
7495501 February 24, 2009 Iwabuchi
7502000 March 10, 2009 Yuki
7515124 April 7, 2009 Yaguma
7528812 May 5, 2009 Tsuge
7535449 May 19, 2009 Miyazawa
7554512 June 30, 2009 Steer
7569849 August 4, 2009 Nathan
7576718 August 18, 2009 Miyazawa
7580012 August 25, 2009 Kim
7589707 September 15, 2009 Chou
7595776 September 29, 2009 Hashimoto
7604718 October 20, 2009 Zhang
7605792 October 20, 2009 Son
7609239 October 27, 2009 Chang
7612745 November 3, 2009 Yumoto
7619594 November 17, 2009 Hu
7619597 November 17, 2009 Nathan
7633470 December 15, 2009 Kane
7639211 December 29, 2009 Miyazawa
7656370 February 2, 2010 Schneider
7675485 March 9, 2010 Steer
7683899 March 23, 2010 Hirakata
7688289 March 30, 2010 Abe
7760162 July 20, 2010 Miyazawa
7800558 September 21, 2010 Routley
7808008 October 5, 2010 Miyake
7847764 December 7, 2010 Cok
7859492 December 28, 2010 Kohno
7859520 December 28, 2010 Kimura
7868859 January 11, 2011 Tomida
7876294 January 25, 2011 Sasaki
7889159 February 15, 2011 Nathan
7903127 March 8, 2011 Kwon
7920116 April 5, 2011 Woo
7924249 April 12, 2011 Nathan
7932883 April 26, 2011 Klompenhouwer
7944414 May 17, 2011 Shirasaki
7969390 June 28, 2011 Yoshida
7978170 July 12, 2011 Park
7978187 July 12, 2011 Nathan
7989392 August 2, 2011 Crockett
7994712 August 9, 2011 Sung
7995008 August 9, 2011 Miwa
8026876 September 27, 2011 Nathan
8031180 October 4, 2011 Miyamoto
8049420 November 1, 2011 Tamura
8063852 November 22, 2011 Kwak
8077123 December 13, 2011 Naugler, Jr.
8102343 January 24, 2012 Yatabe
8115707 February 14, 2012 Nathan
8144081 March 27, 2012 Miyazawa
8159007 April 17, 2012 Bama
8208084 June 26, 2012 Lin
8223177 July 17, 2012 Nathan
8232939 July 31, 2012 Nathan
8242979 August 14, 2012 Anzai
8253665 August 28, 2012 Nathan
8259044 September 4, 2012 Nathan
8264431 September 11, 2012 Bulovic
8279143 October 2, 2012 Nathan
8283967 October 9, 2012 Chaji
8294696 October 23, 2012 Min
8314783 November 20, 2012 Sambandan
8319712 November 27, 2012 Nathan
8339386 December 25, 2012 Leon
8405582 March 26, 2013 Kim
8441206 May 14, 2013 Myers
8493296 July 23, 2013 Ogawa
8564513 October 22, 2013 Nathan
8581809 November 12, 2013 Nathan
8816946 August 26, 2014 Nathan
8860636 October 14, 2014 Nathan
8872739 October 28, 2014 Kimura
9125278 September 1, 2015 Nathan
9368063 June 14, 2016 Chaji
9536460 January 3, 2017 Chaji
20010002703 June 7, 2001 Koyama
20010009283 July 26, 2001 Arao
20010024181 September 27, 2001 Kubota
20010024186 September 27, 2001 Kane
20010026257 October 4, 2001 Kimura
20010030323 October 18, 2001 Ikeda
20010035863 November 1, 2001 Kimura
20010038367 November 8, 2001 Inukai
20010040541 November 15, 2001 Yoneda
20010043173 November 22, 2001 Troutman
20010045929 November 29, 2001 Prache
20010052606 December 20, 2001 Sempel
20010052940 December 20, 2001 Hagihara
20020000576 January 3, 2002 Inukai
20020011796 January 31, 2002 Koyama
20020011799 January 31, 2002 Kimura
20020012057 January 31, 2002 Kimura
20020014851 February 7, 2002 Tai
20020018034 February 14, 2002 Ohki
20020030190 March 14, 2002 Ohtani
20020047565 April 25, 2002 Nara
20020052086 May 2, 2002 Maeda
20020067134 June 6, 2002 Kawashima
20020080108 June 27, 2002 Wang
20020084463 July 4, 2002 Sanford
20020101152 August 1, 2002 Kimura
20020101172 August 1, 2002 Bu
20020105279 August 8, 2002 Kimura
20020117722 August 29, 2002 Osada
20020122308 September 5, 2002 Ikeda
20020140712 October 3, 2002 Ouchi
20020158587 October 31, 2002 Komiya
20020158666 October 31, 2002 Azami
20020158823 October 31, 2002 Zavracky
20020167471 November 14, 2002 Everitt
20020167474 November 14, 2002 Everitt
20020169575 November 14, 2002 Everitt
20020171613 November 21, 2002 Goto
20020180369 December 5, 2002 Koyama
20020180721 December 5, 2002 Kimura
20020181275 December 5, 2002 Yamazaki
20020181276 December 5, 2002 Yamazaki
20020183945 December 5, 2002 Everitt
20020186214 December 12, 2002 Siwinski
20020190924 December 19, 2002 Asano
20020190971 December 19, 2002 Nakamura
20020195967 December 26, 2002 Kim
20020195968 December 26, 2002 Sanford
20020196213 December 26, 2002 Akimoto
20030001828 January 2, 2003 Asano
20030001858 January 2, 2003 Jack
20030016190 January 23, 2003 Kondo
20030020413 January 30, 2003 Oomura
20030030603 February 13, 2003 Shimoda
20030043088 March 6, 2003 Booth
20030057895 March 27, 2003 Kimura
20030058226 March 27, 2003 Bertram
20030062524 April 3, 2003 Kimura
20030062844 April 3, 2003 Miyazawa
20030063081 April 3, 2003 Kimura
20030071821 April 17, 2003 Sundahl
20030076048 April 24, 2003 Rutherford
20030090445 May 15, 2003 Chen
20030090447 May 15, 2003 Kimura
20030090481 May 15, 2003 Kimura
20030095087 May 22, 2003 Libsch
20030098829 May 29, 2003 Chen
20030107560 June 12, 2003 Yumoto
20030107561 June 12, 2003 Uchino
20030111966 June 19, 2003 Mikami
20030112205 June 19, 2003 Yamada
20030112208 June 19, 2003 Okabe
20030117348 June 26, 2003 Knapp
20030122474 July 3, 2003 Lee
20030122745 July 3, 2003 Miyazawa
20030122747 July 3, 2003 Shannon
20030122749 July 3, 2003 Booth, Jr.
20030122813 July 3, 2003 Ishizuki
20030128199 July 10, 2003 Kimura
20030142088 July 31, 2003 LeChevalier
20030146897 August 7, 2003 Hunter
20030151569 August 14, 2003 Lee
20030156101 August 21, 2003 Le Chevalier
20030156104 August 21, 2003 Morita
20030169241 September 11, 2003 LeChevalier
20030169247 September 11, 2003 Kawabe
20030174152 September 18, 2003 Noguchi
20030179626 September 25, 2003 Sanford
20030185438 October 2, 2003 Osawa
20030189535 October 9, 2003 Matsumoto
20030197663 October 23, 2003 Lee
20030210256 November 13, 2003 Mori
20030214465 November 20, 2003 Kimura
20030227262 December 11, 2003 Kwon
20030230141 December 18, 2003 Gilmour
20030230980 December 18, 2003 Forrest
20030231148 December 18, 2003 Lin
20040004589 January 8, 2004 Shih
20040032382 February 19, 2004 Cok
20040041750 March 4, 2004 Abe
20040066357 April 8, 2004 Kawasaki
20040070557 April 15, 2004 Asano
20040070558 April 15, 2004 Cok
20040070565 April 15, 2004 Nayar
20040090186 May 13, 2004 Yoshida
20040090400 May 13, 2004 Yoo
20040095297 May 20, 2004 Libsch
20040095338 May 20, 2004 Miyazawa
20040100427 May 27, 2004 Miyazawa
20040108518 June 10, 2004 Jo
20040129933 July 8, 2004 Nathan
20040130516 July 8, 2004 Nathan
20040135749 July 15, 2004 Kondakov
20040140982 July 22, 2004 Pate
20040145547 July 29, 2004 Oh
20040150592 August 5, 2004 Mizukoshi
20040150594 August 5, 2004 Koyama
20040150595 August 5, 2004 Kasai
20040155841 August 12, 2004 Kasai
20040171619 September 2, 2004 Barkoczy
20040174347 September 9, 2004 Sun
20040174349 September 9, 2004 Libsch
20040174354 September 9, 2004 Ono
20040178743 September 16, 2004 Miller
20040183759 September 23, 2004 Stevenson
20040189627 September 30, 2004 Shirasaki
20040196275 October 7, 2004 Hattori
20040207615 October 21, 2004 Yumoto
20040227697 November 18, 2004 Mori
20040233125 November 25, 2004 Tanghe
20040239596 December 2, 2004 Ono
20040239696 December 2, 2004 Okabe
20040246246 December 9, 2004 Tobita
20040251844 December 16, 2004 Hashido
20040252085 December 16, 2004 Miyagawa
20040252089 December 16, 2004 Ono
20040256617 December 23, 2004 Yamada
20040257313 December 23, 2004 Kawashima
20040257353 December 23, 2004 Imamura
20040257355 December 23, 2004 Naugler
20040263437 December 30, 2004 Hattori
20040263444 December 30, 2004 Kimura
20040263445 December 30, 2004 Inukai
20040263541 December 30, 2004 Takeuchi
20050007355 January 13, 2005 Miura
20050007357 January 13, 2005 Yamashita
20050007392 January 13, 2005 Kasai
20050017650 January 27, 2005 Fryer
20050024081 February 3, 2005 Kuo
20050024393 February 3, 2005 Kondo
20050030267 February 10, 2005 Tanghe
20050052379 March 10, 2005 Waterman
20050057459 March 17, 2005 Miyazawa
20050057484 March 17, 2005 Diefenbaugh
20050057580 March 17, 2005 Yamano
20050067970 March 31, 2005 Libsch
20050067971 March 31, 2005 Kane
20050068270 March 31, 2005 Awakura
20050068275 March 31, 2005 Kane
20050073264 April 7, 2005 Matsumoto
20050083270 April 21, 2005 Miyazawa
20050083323 April 21, 2005 Suzuki
20050088103 April 28, 2005 Kageyama
20050105031 May 19, 2005 Shih
20050110420 May 26, 2005 Arnold
20050110727 May 26, 2005 Shin
20050110807 May 26, 2005 Chang
20050122294 June 9, 2005 Ben-David
20050123193 June 9, 2005 Lamberg
20050140598 June 30, 2005 Kim
20050140600 June 30, 2005 Kim
20050140610 June 30, 2005 Smith
20050145891 July 7, 2005 Abe
20050156831 July 21, 2005 Yamazaki
20050162079 July 28, 2005 Sakamoto
20050168416 August 4, 2005 Hashimoto
20050179626 August 18, 2005 Yuki
20050179628 August 18, 2005 Kimura
20050185200 August 25, 2005 Tobol
20050200575 September 15, 2005 Kim
20050206590 September 22, 2005 Sasaki
20050212787 September 29, 2005 Noguchi
20050219184 October 6, 2005 Zehner
20050219188 October 6, 2005 Kawabe
20050225683 October 13, 2005 Nozawa
20050237273 October 27, 2005 Ozawa
20050243037 November 3, 2005 Eom
20050248515 November 10, 2005 Naugler
20050258867 November 24, 2005 Miyazawa
20050269959 December 8, 2005 Uchino
20050269960 December 8, 2005 Ono
20050280615 December 22, 2005 Cok
20050280766 December 22, 2005 Johnson
20050285822 December 29, 2005 Reddy
20050285825 December 29, 2005 Eom
20060001613 January 5, 2006 Routley
20060007072 January 12, 2006 Choi
20060007206 January 12, 2006 Reddy
20060007249 January 12, 2006 Reddy
20060012310 January 19, 2006 Chen
20060012311 January 19, 2006 Ogawa
20060015272 January 19, 2006 Giraldo
20060022305 February 2, 2006 Yamashita
20060022907 February 2, 2006 Uchino
20060027807 February 9, 2006 Nathan
20060030084 February 9, 2006 Young
20060038501 February 23, 2006 Koyama
20060038750 February 23, 2006 Inoue
20060038758 February 23, 2006 Routley
20060038762 February 23, 2006 Chou
20060044227 March 2, 2006 Hadcock
20060061248 March 23, 2006 Cok
20060066533 March 30, 2006 Sato
20060077077 April 13, 2006 Kwon
20060077134 April 13, 2006 Hector
20060077135 April 13, 2006 Cok
20060077142 April 13, 2006 Kwon
20060077194 April 13, 2006 Jeong
20060082523 April 20, 2006 Guo
20060092185 May 4, 2006 Jo
20060097628 May 11, 2006 Suh
20060097631 May 11, 2006 Lee
20060103322 May 18, 2006 Chung
20060103324 May 18, 2006 Kim
20060103611 May 18, 2006 Choi
20060114196 June 1, 2006 Shin
20060125408 June 15, 2006 Nathan
20060125740 June 15, 2006 Shirasaki
20060139253 June 29, 2006 Choi
20060145964 July 6, 2006 Park
20060149493 July 6, 2006 Sambandan
20060158402 July 20, 2006 Nathan
20060170623 August 3, 2006 Naugler, Jr.
20060176250 August 10, 2006 Nathan
20060191178 August 31, 2006 Sempel
20060208961 September 21, 2006 Nathan
20060208971 September 21, 2006 Deane
20060209012 September 21, 2006 Hagood, IV
20060214888 September 28, 2006 Schneider
20060221009 October 5, 2006 Miwa
20060227082 October 12, 2006 Ogata
20060231740 October 19, 2006 Kasai
20060232522 October 19, 2006 Roy
20060244391 November 2, 2006 Shishido
20060244697 November 2, 2006 Lee
20060256048 November 16, 2006 Fish
20060261841 November 23, 2006 Fish
20060273997 December 7, 2006 Nathan
20060279478 December 14, 2006 Ikegami
20060279481 December 14, 2006 Haruna
20060284801 December 21, 2006 Yoon
20060284802 December 21, 2006 Kohno
20060284895 December 21, 2006 Marcu
20060290614 December 28, 2006 Nathan
20060290618 December 28, 2006 Goto
20070001937 January 4, 2007 Park
20070001939 January 4, 2007 Hashimoto
20070001945 January 4, 2007 Yoshida
20070008251 January 11, 2007 Kohno
20070008268 January 11, 2007 Park
20070008297 January 11, 2007 Bassetti
20070035489 February 15, 2007 Lee
20070035707 February 15, 2007 Margulis
20070040773 February 22, 2007 Lee
20070040782 February 22, 2007 Woo
20070057873 March 15, 2007 Uchino
20070057874 March 15, 2007 Le Roy
20070063932 March 22, 2007 Nathan
20070069998 March 29, 2007 Naugler
20070075727 April 5, 2007 Nakano
20070075957 April 5, 2007 Chen
20070076226 April 5, 2007 Klompenhouwer
20070080905 April 12, 2007 Takahara
20070080906 April 12, 2007 Tanabe
20070080908 April 12, 2007 Nathan
20070085801 April 19, 2007 Park
20070097038 May 3, 2007 Yamazaki
20070097041 May 3, 2007 Park
20070103411 May 10, 2007 Cok
20070103419 May 10, 2007 Uchino
20070109232 May 17, 2007 Yamamoto
20070115221 May 24, 2007 Buchhauser
20070126672 June 7, 2007 Tada
20070128583 June 7, 2007 Miyazawa
20070164664 July 19, 2007 Ludwicki
20070164937 July 19, 2007 Jung
20070164938 July 19, 2007 Shin
20070164941 July 19, 2007 Park
20070182671 August 9, 2007 Nathan
20070236134 October 11, 2007 Ho
20070236430 October 11, 2007 Fish
20070236440 October 11, 2007 Wacyk
20070236517 October 11, 2007 Kimpe
20070241999 October 18, 2007 Lin
20070242008 October 18, 2007 Cummings
20070273294 November 29, 2007 Nagayama
20070285359 December 13, 2007 Ono
20070290957 December 20, 2007 Cok
20070290958 December 20, 2007 Cok
20070296672 December 27, 2007 Kim
20080001525 January 3, 2008 Chao
20080001544 January 3, 2008 Murakami
20080030518 February 7, 2008 Higgins
20080036706 February 14, 2008 Kitazawa
20080036708 February 14, 2008 Shirasaki
20080042942 February 21, 2008 Takahashi
20080042948 February 21, 2008 Yamashita
20080043044 February 21, 2008 Woo
20080048951 February 28, 2008 Naugler, Jr.
20080055134 March 6, 2008 Li
20080055209 March 6, 2008 Cok
20080055211 March 6, 2008 Ogawa
20080062106 March 13, 2008 Tseng
20080074413 March 27, 2008 Ogura
20080088549 April 17, 2008 Nathan
20080088648 April 17, 2008 Nathan
20080094426 April 24, 2008 Kimpe
20080111766 May 15, 2008 Uchino
20080116787 May 22, 2008 Hsu
20080117144 May 22, 2008 Nakano et al.
20080122819 May 29, 2008 Cho
20080074360 March 27, 2008 Lu
20080129906 June 5, 2008 Lin
20080136770 June 12, 2008 Peker
20080150845 June 26, 2008 Ishii
20080150847 June 26, 2008 Kim
20080158115 July 3, 2008 Cordes
20080158648 July 3, 2008 Cummings
20080191976 August 14, 2008 Nathan
20080198103 August 21, 2008 Toyomura
20080211749 September 4, 2008 Weitbruch
20080218451 September 11, 2008 Miyamoto
20080219232 September 11, 2008 Heubel et al.
20080228562 September 18, 2008 Smith
20080231558 September 25, 2008 Naugler
20080231562 September 25, 2008 Kwon
20080231625 September 25, 2008 Minami
20080231641 September 25, 2008 Miyashita
20080246713 October 9, 2008 Lee
20080252223 October 16, 2008 Toyoda
20080252571 October 16, 2008 Hente
20080259020 October 23, 2008 Fisekovic
20080265786 October 30, 2008 Koyama
20080290805 November 27, 2008 Yamada
20080297055 December 4, 2008 Miyake
20090009459 January 8, 2009 Miyashita
20090015532 January 15, 2009 Katayama
20090033598 February 5, 2009 Suh
20090058772 March 5, 2009 Lee
20090058789 March 5, 2009 Hung
20090109142 April 30, 2009 Takahara
20090121988 May 14, 2009 Amo
20090121994 May 14, 2009 Miyata
20090146926 June 11, 2009 Sung
20090153448 June 18, 2009 Tomida
20090153459 June 18, 2009 Han
20090160743 June 25, 2009 Tomida
20090174628 July 9, 2009 Wang
20090184901 July 23, 2009 Kwon
20090195483 August 6, 2009 Naugler, Jr.
20090201230 August 13, 2009 Smith
20090201281 August 13, 2009 Routley
20090206764 August 20, 2009 Schemmann
20090207160 August 20, 2009 Shirasaki
20090213046 August 27, 2009 Nam
20090225011 September 10, 2009 Choi
20090244046 October 1, 2009 Seto
20090251486 October 8, 2009 Sakakibara
20090262047 October 22, 2009 Yamashita
20090278777 November 12, 2009 Wang
20090289964 November 26, 2009 Miyachi
20090295423 December 3, 2009 Levey
20100004891 January 7, 2010 Ahlers
20100026725 February 4, 2010 Smith
20100033469 February 11, 2010 Nathan
20100039422 February 18, 2010 Seto
20100039451 February 18, 2010 Jung
20100039453 February 18, 2010 Nathan
20100039458 February 18, 2010 Nathan
20100045646 February 25, 2010 Kishi
20100045650 February 25, 2010 Fish
20100060911 March 11, 2010 Marcu
20100073335 March 25, 2010 Min
20100073357 March 25, 2010 Min
20100079419 April 1, 2010 Shibusawa
20100085282 April 8, 2010 Yu
20100103160 April 29, 2010 Jeon
20100134469 June 3, 2010 Ogura
20100134475 June 3, 2010 Ogura
20100141564 June 10, 2010 Choi
20100165002 July 1, 2010 Ahn
20100194670 August 5, 2010 Cok
20100207920 August 19, 2010 Chaji
20100207960 August 19, 2010 Kimpe
20100225630 September 9, 2010 Levey
20100225634 September 9, 2010 Levey
20100251295 September 30, 2010 Amento
20100269889 October 28, 2010 Reinhold
20100277400 November 4, 2010 Jeong
20100315319 December 16, 2010 Cok
20100315449 December 16, 2010 Chaji
20110050741 March 3, 2011 Jeong
20110050870 March 3, 2011 Hanari
20110063197 March 17, 2011 Chung
20110069051 March 24, 2011 Nakamura
20110069089 March 24, 2011 Kopf
20110069096 March 24, 2011 Li
20110074750 March 31, 2011 Leon
20110074762 March 31, 2011 Shirasaki
20110084993 April 14, 2011 Kawabe
20110109350 May 12, 2011 Chaji
20110149166 June 23, 2011 Botzas
20110169798 July 14, 2011 Lee
20110169805 July 14, 2011 Katsunori
20110175895 July 21, 2011 Hayakawa
20110181630 July 28, 2011 Smith
20110191042 August 4, 2011 Chaji
20110199395 August 18, 2011 Nathan
20110205221 August 25, 2011 Lin
20110227964 September 22, 2011 Chaji
20110242074 October 6, 2011 Bert
20110273399 November 10, 2011 Lee
20110279488 November 17, 2011 Nathan
20110292006 December 1, 2011 Kim
20110293480 December 1, 2011 Mueller
20120026146 February 2, 2012 Kim
20120056558 March 8, 2012 Toshiya
20120062565 March 15, 2012 Fuchs
20120169793 July 5, 2012 Nathan
20120262184 October 18, 2012 Shen
20120299970 November 29, 2012 Bae
20120299973 November 29, 2012 Jaffari
20120299976 November 29, 2012 Chen
20120299978 November 29, 2012 Chaji
20130002527 January 3, 2013 Kim
20130027381 January 31, 2013 Nathan
20130057595 March 7, 2013 Nathan
20130112960 May 9, 2013 Chaji
20130135272 May 30, 2013 Park
20130162617 June 27, 2013 Yoon
20130201223 August 8, 2013 Li
20130241813 September 19, 2013 Tanaka
20130309821 November 21, 2013 Yoo
20130321671 December 5, 2013 Cote
20140015824 January 16, 2014 Chaji
20140022289 January 23, 2014 Lee
20140043316 February 13, 2014 Chaji
20140055500 February 27, 2014 Lai
20140111567 April 24, 2014 Nathan
20140252988 September 11, 2014 Azizi
20140267215 September 18, 2014 Soni
20160275860 September 22, 2016 Wu
Foreign Patent Documents
729652 June 1997 AU
764896 December 2001 AU
1 294 034 January 1992 CA
2 109 951 November 1992 CA
2 249 592 July 1998 CA
2 303 302 March 1999 CA
2 368 386 September 1999 CA
2 242 720 January 2000 CA
2 354 018 June 2000 CA
2 432 530 July 2002 CA
2 436 451 August 2002 CA
2 438 577 August 2002 CA
2 507 276 August 2002 CA
2 463 653 January 2004 CA
2 498 136 March 2004 CA
2 522 396 November 2004 CA
2 438 363 February 2005 CA
2 443 206 March 2005 CA
2 519 097 March 2005 CA
2 472 671 December 2005 CA
2 523 841 January 2006 CA
2 567 076 January 2006 CA
2526436 February 2006 CA
2 526 782 April 2006 CA
2 495 726 July 2006 CA
2 541 531 July 2006 CA
2 557 713 November 2006 CA
2 526 782 August 2007 CA
2 651 893 November 2007 CA
2 550 102 April 2008 CA
2 672 590 October 2009 CA
2 773 699 October 2013 CA
1381032 November 2002 CN
1448908 October 2003 CN
1490779 April 2004 CN
1601594 March 2005 CN
1623180 June 2005 CN
1682267 October 2005 CN
1758309 April 2006 CN
1760945 April 2006 CN
1886774 December 2006 CN
1897093 January 2007 CN
101194300 June 2008 CN
101395653 March 2009 CN
101449311 June 2009 CN
101615376 December 2009 CN
102656621 September 2012 CN
102725786 October 2012 CN
202006007613 September 2006 DE
0 158 366 October 1985 EP
0 478 186 April 1992 EP
1 028 471 August 2000 EP
1 028 471 August 2000 EP
1 111 577 June 2001 EP
1 130 565 September 2001 EP
1 194 013 April 2002 EP
1 321 922 June 2003 EP
1 335 430 August 2003 EP
1 372 136 December 2003 EP
1 381 019 January 2004 EP
1 418 566 May 2004 EP
1 429 312 June 2004 EP
1 439 520 July 2004 EP
145 0341 August 2004 EP
1 465 143 October 2004 EP
1 469 448 October 2004 EP
1 473 689 November 2004 EP
1 517 290 March 2005 EP
1 521 203 April 2005 EP
1 594 347 November 2005 EP
1 784 055 May 2007 EP
1854338 November 2007 EP
1 879 169 January 2008 EP
1 879 172 January 2008 EP
2395499 December 2011 EP
2 389 951 December 2003 GB
2 399 935 September 2004 GB
2 460 018 November 2009 GB
1272298 October 1989 JP
4-042619 February 1992 JP
6-314977 November 1994 JP
8-340243 December 1996 JP
09 090405 April 1997 JP
10-254410 September 1998 JP
11-202295 July 1999 JP
11-219146 August 1999 JP
11 231805 August 1999 JP
11-282419 October 1999 JP
2000-056847 February 2000 JP
2000-81607 March 2000 JP
2001-134217 May 2001 JP
2001-195014 July 2001 JP
2002-055654 February 2002 JP
2002-91376 March 2002 JP
2002-514320 May 2002 JP
2002-229513 August 2002 JP
2002-278513 September 2002 JP
2002-333862 November 2002 JP
2003-076331 March 2003 JP
2003-099000 April 2003 JP
2003-124519 April 2003 JP
2003-173165 June 2003 JP
2003-177709 June 2003 JP
2003-186439 July 2003 JP
2003-195809 July 2003 JP
2003-271095 September 2003 JP
2003-308046 October 2003 JP
2003-317944 November 2003 JP
2004-004675 January 2004 JP
2004-045648 February 2004 JP
2004-054188 February 2004 JP
2004-133240 April 2004 JP
2004-145197 May 2004 JP
2004-226960 August 2004 JP
2004-287345 October 2004 JP
2005-004147 January 2005 JP
2005-057217 March 2005 JP
2005-099715 April 2005 JP
2005-258326 September 2005 JP
2005-338819 December 2005 JP
2007-065015 March 2007 JP
2007-155754 June 2007 JP
2008-102335 May 2008 JP
4-158570 October 2008 JP
2008-542845 November 2008 JP
2003-195813 July 2013 JP
2004-0100887 December 2004 KR
342486 October 1998 TW
473622 January 2002 TW
485337 May 2002 TW
502233 September 2002 TW
538650 June 2003 TW
569173 January 2004 TW
1221268 September 2004 TW
1223092 November 2004 TW
200526065 August 2005 TW
1239501 September 2005 TW
200727247 July 2007 TW
WO 98/11554 March 1998 WO
WO 1998/48403 October 1998 WO
WO 99/48079 September 1999 WO
WO 1999/48079 September 1999 WO
WO 2001/06484 January 2001 WO
WO 01/27910 April 2001 WO
WO 2001/27910 April 2001 WO
WO 2001/63587 August 2001 WO
WO 02/067327 August 2002 WO
WO 2002/067327 August 2002 WO
WO 2003/001496 January 2003 WO
WO 03/034389 April 2003 WO
WO 2003/034389 April 2003 WO
WO 03/063124 July 2003 WO
WO 2003/058594 July 2003 WO
WO 2003/063124 July 2003 WO
WO 03/075256 September 2003 WO
WO 2003/077231 September 2003 WO
WO 2004/003877 January 2004 WO
WO 2004/015668 February 2004 WO
WO 2004/025615 March 2004 WO
WO 2004/034364 April 2004 WO
WO 2004/047058 June 2004 WO
WO 2004/066249 August 2004 WO
WO 2004/104975 December 2004 WO
WO 2005/022498 March 2005 WO
WO 2005/022500 March 2005 WO
WO 2005/029455 March 2005 WO
WO 2005/029456 March 2005 WO
WO/2005/034072 April 2005 WO
WO 2005/055185 June 2005 WO
WO 2005/055186 June 2005 WO
WO 2005/069267 July 2005 WO
WO 2005/122121 December 2005 WO
WO 2006/000101 January 2006 WO
WO 2006/053424 May 2006 WO
WO 2006/063448 June 2006 WO
WO 2006/063448 June 2006 WO
WO 2006/084360 August 2006 WO
WO 2006/128069 November 2006 WO
WO 2007/003877 January 2007 WO
WO 2007/079572 July 2007 WO
WO 2007/120849 October 2007 WO
WO 2008/057369 May 2008 WO
WO 2008/0290805 November 2008 WO
WO 2009/048618 April 2009 WO
WO 2009/055920 May 2009 WO
WO 2009/059028 May 2009 WO
WO 2009/127065 October 2009 WO
WO 2010/023270 March 2010 WO
WO 2010/066030 June 2010 WO
WO 2010/120733 October 2010 WO
WO 2010/146707 December 2010 WO
WO 2011/041224 April 2011 WO
WO 2011/064761 June 2011 WO
WO 2011/067729 June 2011 WO
WO 2012/160424 November 2012 WO
WO 2012/160471 November 2012 WO
WO 2012/164474 December 2012 WO
WO 2012/164475 December 2012 WO
Other references
  • Ahnood : “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009.
  • Alexander : “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
  • Alexander : “Unique Electrical Measurement Technology for Compensation Inspection and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
  • Ashtiani : “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
  • Chaji : “A Novel Driving Scheme for High Resolution Large-area a-Si:H AMOLED displays”; dated Aug. 2005 (3 pages).
  • Chaji : “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
  • Chaji : “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
  • Chaji : “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
  • Chaji : “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
  • Chaji : “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
  • Chaji : “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
  • Chaji : “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
  • Chaji : “A novel driving scheme for high-resolution large-area a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
  • Chaji : “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
  • Chaji : “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
  • Chaji : “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
  • Chaji : “Compensation technique for DC and transient instability of thin film transistor ncircuits for large-area devices”; dated Aug. 2008.
  • Chaji : “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
  • Chaji : “Dynamic-effect compensating technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
  • Chaji : “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
  • Chaji : “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated May 2003 (4 pages).
  • Chaji : “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
  • Chaji : “High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
  • Chaji : “High-precision fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
  • Chaji : “Low-Cost AMOLED Television with IGNIS Compensating Technology”; dated May 2008 (4 pages).
  • Chaji : “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
  • Chaji : “Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
  • Chaji : “Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
  • Chaji : “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
  • Chaji : “Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
  • Chaji : “Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
  • Chaji : “Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
  • Chaji : “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
  • Chaji : “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated May 2008 (177 pages).
  • Chapter 3: Color Spaces“Keith Jack: “Video Demystified:” A Handbook for the Digital Engineer” 2001 Referex ORD-0000-00-00 USA EP040425529 ISBN: 1-878707-56-6 pp. 32-33.
  • Chapter 8: Alternative Flat Panel Display 1-25 Technologies ; Willem den Boer: “Active Matrix Liquid Crystal Display: Fundamentals and Applications” 2005 Referex ORD-0000-00-00 U.K.; XP040426102 ISBN: 0-7506-7813-5 pp. 206-209 p. 208.
  • European Partial Search Report Application No. 12 15 6251.6 European Patent Office dated May 30, 2012 (7 pages).
  • European Patent Office Communication Application No. 05 82 1114 dated Jan. 11, 2013 (9 pages).
  • European Patent Office Communication with Supplemental European Search Report for EP Application No. 07 70 1644.2 dated Aug. 18, 2009 (12 pages).
  • European Search Report Application No. 10 83 4294.0-1903 dated Apr. 8, 2013 (9 pages).
  • European Search Report Application No. EP 05 80 7905 dated Apr. 2, 2009 (5 pages).
  • European Search Report Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).
  • European Search Report Application No. EP 07 70 1644 dated Aug. 5, 2009.
  • European Search Report Application No. EP 10 17 5764 dated Oct. 18, 2010 (2 pages).
  • European Search Report Application No. EP 10 82 9593.2 European Patent Office dated May 17, 2013 (7 pages).
  • European Search Report Application No. EP 12 15 6251.6 European Patent Office dated Oct. 12, 2012 (18 pages).
  • European Search Report Application No. EP. 11 175 225.9 dated Nov. 4, 2011 (9 pages).
  • European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.
  • European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).
  • European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.
  • European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.
  • European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).
  • European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).
  • European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.
  • European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).
  • European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).
  • European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).
  • European Supplementary Search Report Application No. EP 09 80 2309 dated May 8, 2011 (14 pages).
  • European Supplementary Search Report Application No. EP 09 83 1339.8 dated Mar. 26, 2012 (11 pages).
  • European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).
  • Extended European Search Report Application No. EP 06 75 2777.0 dated Dec. 6, 2010 (21 pages).
  • Extended European Search Report Application No. EP 09 73 2338.0 dated May 24, 2011 (8 pages).
  • Extended European Search Report Application No. EP 11 17 5223, 4 dated Nov. 8, 2011 (8 pages).
  • Extended European Search Report Application No. EP 12 17 4465.0 European Patent Office dated Sep. 7, 2012 (9 pages).
  • Extended European Search Report Application No. EP 15173106.4 dated Oct. 15, 2013 (8 pages).
  • Extended European Search Report for Application No. 11 73 9485.8 dated Aug. 6, 2013 (14 pages).
  • Extended European Search Report for Application No. EP 09 73 3076.5, dated Apr. 27, (13 pages).
  • Extended European Search Report for Application No. EP 10834297 dated Oct. 27, 2014 (6 pages).
  • Extended European Search Report for Application No. EP 11 16 8677.0, dated Nov. 29, 2012, (13 page).
  • Extended European Search Report for Application No. EP 11 19 1641.7 dated Jul. 11, 2012 (14 pages).
  • Extended European Search Report for Application No. EP 11866291.5, dated Mar. 9, 2015, (9 pages).
  • Extended European Search Report for Application No. EP 13794695.0, dated Dec. 18, 2015, (9 pages).
  • Extended European Search Report for Application No. EP 14158051.4, dated Jul. 29, 2014, (4 pages).
  • Extended European Search Report for Application No. EP 14181848.4, dated Mar. 5, 2015, (8 pages).
  • Extended European Search Report for Application No. EP 16157746.5, dated Apr. 8, 2016, (11 pages).
  • Extended European Search Report for Application No. EP 16192749.6, dated Dec. 15, 2016, (17 pages).
  • English translation of Japanese Office Action corresponding to co-pending Japanese Patent Application No. 2014-133475, Japanese Patent Office, dated Jan. 19, 2017 (3 pages).
  • Fan “LTPS_TFT Pixel Circuit Compensation for TFT Threshold Voltage Shift and IR-Drop on the Power Line for Amolded Displays” 5 pages copyright 2012.
  • Fossum, Eric R.. “Active Pixel Sensors: Are CCD's Dinosaurs'?” SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).
  • Goh “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes” IEEE Electron Device Letters vol. 24 No. 9 Sep. 2003 pp. 583-585.
  • International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.
  • International Search Report Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).
  • International Search Report Application No. PCT/CA2006/000941 dated Oct. 3, 2006 (2 pages).
  • International Search Report Application No. PCT/CA2007/000013 dated May 7, 2007.
  • International Search Report Application No. PCT/CA2009/001049 dated Dec. 7, 2009 (4 pages).
  • International Search Report Application No. PCT/CA2009/001769 dated Apr. 8, 2010.
  • International Search Report Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Jul. 28, 2009 (5 pages).
  • International Search Report Application No. PCT/IB2010/055481 dated Apr. 7, 2011 (3 pages).
  • International Search Report Application No. PCT/IB2011/051103 dated Jul. 8, 2011 3 pages.
  • International Search Report Application No. PCT/IB2012/052651 5 pages dated Sep. 11, 2012.
  • International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.
  • International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).
  • International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.
  • International Search Report for Application No. PCT/CA2005/001897, dated Mar. 21, 2006 (2 pages).
  • International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.
  • International Search Report for Application No. PCT/CA2009/000501, dated Jul. 30, 2009 (4 pages).
  • International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).
  • International Search Report for Application No. PCT/IB/2014/066932 dated Mar. 24, 2015.
  • International Search Report for Application No. PCT/IB/2016/054763 dated Nov. 25, 2016 (4 pages).
  • International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.
  • International Search Report for Application No. PCT/IB2010/055486, dated Apr. 19, 2011, 5 pages.
  • International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.
  • International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).
  • International Search Report for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.
  • International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
  • International Search Report for Application No. PCT/IB2012/052372, dated Sep. 12, 2012 (3 pages).
  • International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).
  • International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).
  • International Search Report for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 23, 2014; (6 pages).
  • International Search Report for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014 (3 pages).
  • International Search Report for Application No. PCT/IB2014/060959, dated Aug. 28, 2014, 5 pages.
  • International Search Report for Application No. PCT/JP02/09668, dated Dec. 3, 2002, (4 pages).
  • International Search Report for Application No. 14157112.5-1903, dated Aug. 21, 2014 (7 pages).
  • International Searching Authority Written Opinion Application No. PCT/IB2010/055481 dated Apr. 7, 2011 (6 pages).
  • International Searching Authority Written Opinion Application No. PCT/IB2012/052651 6 pages dated Sep. 11, 2012.
  • International Searching Authority Written Opinion Application No. PCT/IB2011/051103 dated Jul. 8, 2011 6 pages.
  • International Searching Authority Written Opinion Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Mar. 30, 2011 (8 pages).
  • International Searching Authority Written Opinion Application No. PCT/CA2009/001769 dated Apr. 8, 2010 (8 pages).
  • International Searching Authority Written Opinion Application No. PCT/IB2013/059074, dated Dec. 18, 2013 (8 pages ).
  • International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).
  • International Written Opinion for Application No. PCT/CA2005/001897, dated Mar. 21, 2006 (4 pages).
  • International Written Opinion for Application No. PCT/CA2009/000501 dated Jul. 30, 2009 (6 pages).
  • International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.
  • International Written Opinion for Application No. PCT/IB2010/055486, dated Apr. 19, 2011, 8 pages.
  • International Written Opinion for Application No. PCT/IB2010/055541, dated May 26, 2011; 6 pages.
  • International Written Opinion for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (7 pages).
  • International Written Opinion for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.
  • International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
  • International Written Opinion for Application No. PCT/IB2012/052372, dated Sep. 12, 2012 (6 pages).
  • International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).
  • Jafarabadiashtiani : “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated May 2005 (4 pages).
  • Kanicki, J., “Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays.” Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).
  • Karim, K. S., “Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging.” IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).
  • Lee : “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated May 2006 (6 pages).
  • Lee, Wonbok: “Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays”, Ph.D. Dissertation, University of Southern California (124 pages).
  • Liu, P. , Innovative Voltage Driving Pixel Circuit Using Organic Thin-Film Transistor for AMOLEDs, Journal of Display Technology, vol. 5, Issue 6, Jun. 2009 (pp. 224-227).
  • Ma e y et al: “Organic Light-Emitting Diode/Thin Film Transistor Integration for foldable Displays” Conference record of the 1997 International display research conference and international workshops on LCD technology and emissive technology. Toronto Sep. 15-19, 1997 (6 pages).
  • Ma E Y: “Organic light emitting diode/thin film transistor integration for foldable displays” dated Sep. 15, 1997(4 pages).
  • Matsueda y : “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004 (4 pages).
  • Mendes E., “A High Resolution Switch-Current Memory Base Cell.” IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721).
  • Nathan A. , “Thin Film imaging technology on glass and plastic” ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).
  • Nathan “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic” IEEE Journal of Solid-State Circuits vol. 39 No. 9 Sep. 2004 pp. 1477-1486.
  • Nathan : “Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays”; dated Sep. 2006 (16 pages).
  • Nathan : “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
  • Nathan : “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
  • Nathan : “Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”; dated Jun. 2006 (4 pages).
  • Nathan : “Thin film imaging technology on glass and plastic”; dated Oct. 31-Nov. 2, 2000 (4 pages).
  • Office Action in Chinese Patent Invention No. 201180008188.9, dated Jun. 4, 2014 (17 pages) (w/English translation).
  • Office Action in Chinese Patent Invention No. 201280022957.5, dated Jun. 26, 2015 (7 pages).
  • Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).
  • Ono “Shared Pixel Compensation Circuit for AM-OLED Displays” Proceedings of the 9th Asian Symposium on Information Display (ASID) pp. 462-465 New Delhi dated Oct. 8-12, 2006 (4 pages).
  • Partial European Search Report for Application No. EP 11 168 677.0, dated Sep. 22, 2011 (5 pages).
  • Partial European Search Report for Application No. EP 11 19 1641.7, dated Mar. 20, 2012 (8 pages).
  • Philipp: “Charge transfer sensing” Sensor Review, vol. 19, No. 2, Dec. 31, 1999 (Dec. 31, 1999), 10 pages.
  • Rafati : “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
  • Safavaian : “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
  • Safavian : “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
  • Safavian : “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
  • Safavian : “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
  • Safavian : “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
  • Safavian : “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
  • Singh “Current Conveyor: Novel Universal Active Block”, Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48 (12EPPT).
  • Smith, Lindsay I., “A tutorial on Principal Components Analysis,” dated Feb. 26, 2001 (27 pages).
  • Spindler , System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.
  • Stewart M. “Polysilicon TFT technology for active matrix OLED displays” IEEE transactions on electron devices vol. 48 No. 5 May 2001 (7 pages).
  • Vygranenko : “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated Feb. 2009.
  • Wang : “Indium oxides by reactive ion beam assisted evaporation: From material study to device application,” dated Mar. 2009 (6 pages).
  • Written Opinion for Application No. PCT/IB/2014/066932 dated Mar. 24, 2015.
  • Written Opinion for Application No. PCT/IB/2016/054763 dated Nov. 25, 2016 (9 pages).
  • Written Opinion for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 12, 2014 (6 pages).
  • Yi He “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays” IEEE Electron Device Letters vol. 21 No. 12 Dec. 2000 pp. 590-592.
  • Yu, Jennifer: “Improve OLED Technology for Display”, Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).
  • Japanese Office Action corresponding to co-pending Japanese Patent Application No. 2014-133475, Japanese Patent Office, dated Jun. 30, 2015 (6 pages).
  • Chinese Patent Office, First Office Action for Chinses Application No. 201210152425.5, dated May 30, 2015, with English translation (29 pages).
  • English Translation of Japanese Office Action corresponding to co-pending Japanese Patent Application No. 2014-133475, dated Mar. 29, 2016 (4 pages).
Patent History
Patent number: 10388221
Type: Grant
Filed: Sep 27, 2017
Date of Patent: Aug 20, 2019
Patent Publication Number: 20180018919
Assignee: Ignis Innovation Inc. (Waterloo, Ontario)
Inventors: Arokia Nathan (Cambridge), Gholamreza Chaji (Waterloo)
Primary Examiner: Temesghen Ghebretinsae
Assistant Examiner: Sosina Abebe
Application Number: 15/717,043
Classifications
Current U.S. Class: Grouped Electrodes (e.g., Matrix Partitioned Into Sections) (345/103)
International Classification: G09G 5/02 (20060101); G09G 3/3233 (20160101); G09G 3/3258 (20160101);