Signal processing method and apparatus and disk device using the method and apparatus
A signal processing circuit having a data sync signal detector and a disk device. Input data read from a magnetic disk is input to a data discriminator. A data discrimination output constituting a code bit output discriminated by the data discriminator is input to a post-coder the output of which is input to a decoder and a (1+D) processing unit. The processed output of the processing unit is input to an error detection/correction unit and separated into bit strings of odd numbered bits and even numbered bits, divided into groups. An error detection/correction output is input to a data sync signal detector, and matched against a sync pattern. When the number of coincident groups is greater than a threshold value, a sync signal is output and upon detection causes the decoder to demodulate the data.
The present application is a continuation of application Ser. No. 09/400,856, filed Sep. 21, 1999; which is a continuation-in-part of application Ser. No. 08/948,942, filed Oct. 10, 1997, now U.S. Pat. No. 6,125,156, the contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTIONThe present invention relates to a signal processing technique, and a disk device such as a magnetic disk drive or a magneto-optic disk device, or more in particular to a data sync signal detection technique and a disk device using a data sync signal detection and a disk device using a data sync signal detection technique with an improved data sync signal detection rate in which the data sync signal can be detected even in the presence of a data discrimination error in the data sync signal field of the data read from the disk device and discriminated.
It is well known that accurate detection of the data sync signal 92 is very important for the subsequent code demodulation of the ID or DATA field 93. In other words, even in the case where the decode data in the ID or DATA field 93 has a very satisfactory error rate, a detection error of the data sync signal 92 which is normally about several bytes causes inaccurate code demodulation of the ID or DATA field 93 of several tens to several hundred bytes.
A method using a pattern having no continuous data inversion as a data sync signal is disclosed in JP-A-8-096312.
In the method disclosed in U.S. Pat. No. 5,844,920, there are provided patterns (marks) for data synchronization at two points, between which a gap (no data) or data are filled. In the case where such a gap is filled with data and the data sync detection is effected by the second data sync pattern, the data between the data sync patterns is restored by correcting an erasure pointer for the data error correction code. The provision of data sync patterns at two points makes possible data sync detection even in the case a thermal asperity (TA) occurs in the data sync pattern field.
Further, in order to improve the reproduction performance, there has been proposed a MTR (Maximum Transition Run) code in which the number of continuous magnetization inversions is limited, according to the reference “Maximum Transition Run Codes for Data Storage Systems”, IEEE. Trans. Mag. Vol. 32, No. 5, September 1996, written by J. Moon and B. Brickner.
In a method of data sync detection for a signal processing apparatus having a configuration as shown in
The data sync signal detector 503 is so configured, as disclosed in U.S. patent application Ser. No. 08/948,942, that the data-discriminated code string is divided into groups of a bit string of odd numbered bits and a bit string of even numbered bits, and each group is compared with a sync pattern for coincidence. In the case where the number of coincident groups exceeds a predetermined threshold value 515, it is determined that a data sync signal has been detected. This data sync signal detection processing can exhibit a high ability of data sync signal detection.
On the other hand, the MTR code described above is the code in which the recording data is inverted by 1. When using such a code, the pre-code processing is the (1/(1+D)) processing (an input value and an output value delayed by a predetermined time are added in modulo 2 as an output value). The corresponding post-coding process is the (1+D) processing (an input value and an input value delayed by a predetermined time are added in modulo 2 as an output value). The use of the MTR code improves the data reproduction performance and shortens the error length. Even in the case where the error in the data discriminator 501 is one bit, however, it presents itself as an error of two continuous bits after the (1+D) processing of the post-coder 502. The data sync signal cannot be successfully detected, therefore, even when a code string is divided into a bit string of odd numbered bits and a bit string of even numbered bits.
In the case where a one-bit data error of the data sync signal 92 occurs in the configuration shown in
As described above, an erroneous detection (detection not at right position or detection at an erroneous position) of the data sync signal at the head of data causes not merely the erroneous detection of the data sync signal but also all the subsequent decode processing of several hundred bytes become erroneous, resulting in the technical problem that the error rate of the whole apparatus is considerably deteriorated.
SUMMARY OF THE INVENTIONAn object of the present invention is to provide a signal processing technique capable of reducing the error in the data sync signal detection.
Another object of the invention is to provide a signal processing technique capable of improving the data sync signal detection performance of a data sync signal detector with the improvement in the reproduction performance of the data field.
Still another object of the invention is to provide a signal processing technique capable of reducing the circuit size with a simple configuration of the data sync signal detector.
A further object of the invention is to provide a magnetic disk drive capable of improving the recording density by employing a signal processing system including a Maximum-Likelihood or Viterbi decoding means and reducing the error rate by the improved detection performance of the data sync signal at the same time.
A yet further object of the invention is to provide a magnetic disk drive capable of reducing the production cost by reducing the circuit size of the signal processing system for detecting the data sync signal and reducing the error rate by the improved detection performance of the data sync signal at the same time.
According to one aspect of the invention, there is provided a data sync signal detection system for a signal processing apparatus including a data discriminator for outputting a bit string of data, a post-coder for performing a predetermined post-code processing (bit operation processing) on the bit string, a decoder for decoding the post-coded bit string thereby to reproduce the data, the system comprising: a (1+D) processing unit for performing the processing of adding, in modulo-2, an input value of the bit string of the code input to the decoder to a value delayed a predetermined time from the input value ((1+D) processing) and producing an output value, a separator for dividing the bit string of the code containing data sync signals after the (1+D) processing into a bit string of odd numbered bits and a bit string of even numbered bits, each bit string being subdivided into one group or two or more groups separated with or without a bit string containing one or more bits of an arbitrary pattern interposed there between, at last one matching unit for comparing or matching the output of each group with or against a corresponding predetermined sync pattern and determining a coincidence or non-coincidence, and a decision unit supplied with the output from each matching unit for outputting a data sync signal detection signal to the decoder in the case where the number of coincident groups is equal to or more than a predetermined threshold value.
Also, an error detection/correction unit is interposed between the separator and each pattern matching unit for detecting and correcting an error of the output code separated into a bit string of odd numbered bits and a bit string of even numbered bits and matching the pattern of the code bit string thus corrected against a predetermined sync pattern.
As a result, a sync pattern capable of error detection and correction with the data inversion not continuous is selectively used as a predetermined sync pattern.
According to another aspect of the invention, there is provided a data sync signal detection apparatus comprising a data discriminator for producing a data bit string, a detector for detecting a data sync signal from the data bit string output from the data discriminator, a separator for dividing the raw data sync pattern into predetermined bit groups, a matching unit for matching each pattern with a predetermined sync pattern, and an error detection and correction unit associated with each group for detecting and correcting an error of the output from each group, wherein a code string for which the discrimination error has been corrected is matched against the data sync pattern thereby to detect a data sync signal. This detection apparatus is not provided with the (1+D) processor described above. Instead, the code bit string containing the data sync signals after post-processing is divided into groups, for each of which the discrimination error is detected and corrected, and then each group is matched against a predetermined data sync pattern.
Other objects, features and advantages of the present invention will become apparent from reading the description of the following embodiments of the invention taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
In
Alternatively, independently of the data reproduction system including the post-coder 2 and the decoder 4, it is also possible to configure such that the data sync signal is detected from the code string obtained by subjecting the data discrimination output 12 to the post-code processing and the (1+D) processing. In other words, the code string constituting the input to the decoder 4 is not used. However, this is nothing but a parallel arrangement of post-code processing and apparently equivalent to the configuration of
A signal processing apparatus according to another embodiment of the invention will be explained with reference to
In
As described above, the (1+D) processing is executed and the bit string is separated into a bit string of odd numbered bits and a bit string of even numbered bits before detection of the data sync signal. In this way, the number of the types of the error pattern can be reduced while at the same time shortening the error pattern length. As a result, the error detection and correction is easily realized, and the data sync signal can be detected with a higher accuracy.
This embodiment will be explained specifically with reference to
In
The data discriminator 1 is a Maximum-Likelihood decoder or Viterbi decoder of EEPRML (Extended Extended Partial Response with Maximum Likelihood detection) type. This channel response is (1−D)(1+D)3. Also, assume that the data discriminator is optimized for use with the MTR code described above. Two sync patterns “001111111100011000” and “110000000011100111” are available for the data discrimination output 12.
The post coder 2 has the characteristic of (1+D). One 18-bit sync pattern “001000000010010100”, is available for the post code output 13. Also, the operation of the post-coder 2 ((1+D) processing) may be included for outputting the state transition of the data discriminator 1, and “001000000010010100” may be output as the data discrimination output 12 without providing the post-coder 2. In such a case, too, the function of the post coder 2 can be considered to be included.
The (1+D) processing unit 5 arranged before the data sync signal detector 3 is configured with a unit time delay circuit or cell 31 and an exclusive OR circuit 32. The post-code output 13 is applied to the unit time delay cell 31 and the exclusive OR circuit 32. Also, the output of the unit time delay cell 31 is input to the remaining input terminal of the exclusive OR circuit. The output of the exclusive OR circuit 32 constitutes the (1+D) processing output 18. The sync pattern in the (1+D) processing output 18 is given as a 18-bit pattern of “001100000011011110”.
The (1+D) processing output 18 is applied to a shift register 21 in the data sync signal detector 3. The shift register 21 has a 17-bit configuration. This is in order to selectively use a 9-bit pattern as a sync pattern. Nine bits including every other bit of the shift register 21 are output as a shift register output 22. By use of the values of every other bit of the shift register 21, the (1+D) processing output 18 can be divided into two groups of a bit string of odd numbered bits and a bit string of even numbered bits for each operation clock not shown. The sync pattern in the shift register output 22 is one of the two 9-bit patterns of “010001011” and “010001110”.
The shift register output 22 is input to a pattern matching unit 27i and a pattern matching unit 27j, and matched against the sync patterns of a sync pattern holder 26i and a sync pattern holder 26j, respectively. Each sync pattern is given as one of the sync patterns 14. The sync pattern holder 26i holds the 9-bit pattern of “010001011”, and the sync pattern holder 26j holds the 9-bit pattern of “010001110”. In order to assure the same timing of the outputs of the pattern matching unit 27i and the pattern matching unit 27j, the output of the pattern matching unit 27i is delayed through a unit time delay circuit 28b and input to a majority decision logic circuit (decision circuit) 29.
The majority decision logic circuit 29 compares the number of coincidences between the two pattern matching results with the value of the threshold level 15, and in the case where the number of coincidences of the pattern matching result is not less than the threshold value 15, the sync signal detection output 16 is output to the decoder 4. In this case, the threshold value 15 is given as 1, and therefore a two-input OR circuit can be used.
The sync signal detection output 16 gives a decode timing to the MTR code decoder 4. As a result, the correct decode operation is realized thereby producing the output data 17.
Now, with reference to
The leftmost column but one represents the distance of each error pattern code, which is an indication of the degree of likelihood of error occurrence. The smaller the distance, the easier the error occurs.
The third column form the left represents the ratio of error occurrence in the sync pattern used in the embodiment of
The fourth column from the left indicates each error pattern in the post-code output 13.
The fifth column from the left indicates each error pattern in the (1+D) processing output 18 for data sync signal detection.
The sixth column from the left indicates each error pattern in the (1+D) processing output 18 after being divided into a bit string of odd numbered bits and a bit string of even numbered bits for detecting the data sync signal, i.e. each error pattern in the shift register output 22. The error pattern of x in the data discrimination output 12 indicates that an error (xx) of two continuous bits appears either in the bit string of odd numbered bits or the bit string of even numbered bits in the shift register output 22.
From these facts, it can be understood that the provision of the (1+D) processing unit 5 anew for detecting the data sync signal can remarkably improve the detection rate of the data sync signal 92, because after division into a bit string of odd numbered bits and a bit string of even numbered bits, one of them contains no error even when a 1-bit error (x) representing about 90% of the error patterns occurs.
A specific performance will be explained with reference to
In
In
Se=7Be1.20 (1)
This embodiment will be explained with reference to
The configuration of the data discriminator 1, the post-coder 2, the decoder 4 and the (1+D) processing unit 5 in
The (1+D) processing output 18 is input to a shift register 21 in the error detection/correction unit 6. The configuration of the shift register 21 is the same as that of the embodiment shown in
The 9-bit sync pattern is configured with a 4-bit code and a corresponding 5-bit CRCC (Cyclic Redundancy Check Code) as shown in
Now, consider the sync pattern “010001011” as used herein. The leading four bits “0100” is the original code. The bit string “010000000” obtained by shifting the leading four bits is divided by the polynomial of degree 5 (X5+X4+X2+1) and the remainder constitutes the 5 bits “01011” of the CRCC. The remainder after dividing the sync pattern “010001011” by the polynomial of degree 5 (X5+X4+X2+1) is zero. This generator polynomial corresponds to e in
The syndrome calculator 23a uses the polynomial of degree 5 (X5+X4+X2+1) expressed in e of
A detailed example configuration of the syndrome calculator 23a is shown in
This is also the case with the syndrome calculator 23b, which can be configured with h(X5+X4+X3+X2+1) of
Now, the syndrome value 20a for error patterns will be explained with reference to
The syndrome value 20a and the syndrome value 20b in
An example of a more detailed configuration of the error correction unit 24a is shown in
Consider the error correcting operation in more detail. Assume, for example, that the leading two bits of the sync pattern “010001011” are erroneous and the value “100001011” appears in the shift register output 22. The error is that of the error pattern 2 in
The error detection/correction outputs 19a, 19b are applied to the pattern matching units 27a, 27b of the data sync signal detector 3, and matched against the sync patterns of the sync pattern holders 26a, 26b, respectively. Each sync pattern is given as a sync pattern 14, so that the sync pattern holder 26a holds a 9-bit pattern “010001011”, and the sync pattern holder 26b a 9-bit pattern “010001110”. For setting the timing of the outputs of the pattern matching units 27a, 27b in order, the output of the pattern matching unit 27a is delayed through the unit time delay circuit 28a and then applied to the majority decision logic circuit 29.
In the majority decision logic circuit 29, the number of coincidences between two patterns is compared with the threshold value 15, and in the case where the number of coincidences of the pattern matching is not less than the threshold value 15, the sync signal detection output 16 is produced. In the case under consideration, the threshold value 15 is 2, and therefore a 2-input AND circuit can be used. When an error is detected and corrected by the error detection/correction unit 6, the fact that the data starting position is unknown increases the possibility of correcting the sync pattern erroneously. Thus the threshold value is required to be 2 or more.
The sync signal detection output 16 gives the decode timing to the decoder 4 of the MTR code. As a result, the correct decoding is realized and the output data 17 is obtained.
Now, the performance of the embodiment shown in
This performance will be explained with reference to
Se=12Be1.42 (2)
A signal processing apparatus according to still another embodiment of the invention will be explained with reference to
The sync pattern used in this case is an 18-bit pattern “000000100101010010” in the post code output 13. In the (1+D) processing output 18, on the other hand, an 18-bit pattern “000000110111111011” is involved. In the shift register output 22, the patterns are “000101111” and “000111101”. The generator polynomials for error detection and correction of these patterns are given as d(X5+X3+X2+X1+1) and h(X5+X4+X3+X2+1) shown in
The syndrome calculators 23c, 23d can be configured with an exclusive OR circuit as in the embodiment shown in
Now, the syndrome value 20c for error patterns will be explained with reference to
The syndrome values 20c, 20d of
An example configuration of the error correction unit 25c is shown in detail in
Consider the error correction operation in more detail. Assume, for example, that the 2nd and 4th bits from the head of the sync pattern “000101111” are erroneous so that the value “010001111” has appeared as the shift register output 22. The error is that of the error pattern 13 in
The error detection/correction outputs 19c, 19d are input to the pattern matching units 27c, 27d of the data sync signal detector 3, and compared with the sync patterns of the sync pattern holders 26c, 26d, respectively. Each sync pattern is given as a sync pattern 14, so that the sync pattern holder 26c holds the 9-bit pattern “000101111” and the sync pattern holder 26d holds the 9-bit pattern “000111101”. In order to set the outputs of the pattern matching units 26c, 26d in the same timing, the output of the pattern matching unit 27c is delayed through the unit time delay line 28c and input to the majority decision logic circuit 29.
In the majority decision logic circuit 29, the number of coincidences in the result of the comparison between the two patterns obtained is compared with the threshold value 15. In the case where the number of coincidences as a result of pattern matching is not less than the value given by the threshold level 15, the sync signal detection output 16 is output. In this case, too, like in the embodiment of
The sync signal detection output 16 gives the decode timing of the decoder 4 of the MTR code. As a result, the correct decoding is realized, thereby producing the output data 17.
Once again, the performance of the embodiment shown in
This performance will be explained with reference to
In
In
Se=20Be1.64 (3)
A signal processing apparatus according to a further embodiment of the invention will be explained with reference to
The sync patterns used in this embodiment include an 18-bit pattern of “100010010000010100” and an 18-bit pattern of “001000000010010100” in the post-code output 13, and a total of 36-bit patterns are matched. Further, a 32-bit pattern of “10101010101010101010101010101010” for prevention of error propagation is inserted between the aforementioned two bit patterns. In the (1+D) processing output 18, these patterns are represented as “110011011000011110”, “001100000011011110” and “11111111111111111111111111111111”, respectively. The patterns matched in the shift register output 22 include “101010011”, “101100110”, “010001011” and “010001110”. The generator polynomials for error detection and correction of these patterns are given as f(X5+X4+X2+X1+1), h(X5+X4+X3+X2+1), e(X5+X4+X2+1) and h (X5+X4+X3+X2+1), respectively.
The syndrome calculators 23e to 23h can be configured with exclusive OR circuits as in the embodiment of
The syndrome value for ten error patterns for each pattern matched is the value of the corresponding polynomial in the syndrome value column in
The syndrome values 20e to 20h in
The error detection/correction outputs 19e to 19h are input to the pattern matching units 27e to 27h, respectively, of the data sync signal detector 3, and matched against the sync patterns of the sync pattern holders 26e to 26h, respectively. Each sync pattern is given as the sync pattern 14, so that the sync pattern holder 26e holds a 9-bit pattern “101010011”, the sync pattern holder 26f a 9-bit pattern “101100110”, the sync pattern holder 26g a 9-bit pattern “010001011”, and the sync pattern holder 26h a 9-bit pattern “010001110”. In order to set the output timing of the pattern matching units 27e to 27h in order, the output of the pattern matching 27e is delayed by 51T (1T is a unit time) by the delay cell 28e, the output of the pattern matching 27f by 50T by the delay cell 28f, and the output of the pattern matching 27g by 1T by the unit time delay cell 28g. The result of each delay is input to the majority decision logic circuit 29.
The majority decision logic circuit 29 compares the number of coincidences of the four pattern matching results with the threshold value 15, and in the case where the number of coincidences of the pattern matching result is not less than the figure of the threshold value 15, a sync signal detection output 16 is output. In this case, too, the threshold value 15 is set to 2 as in the embodiment of
The sync signal detection output 16 gives the decode timing for the MTR code decoder 4. As a result, a correct decoding is realized and the output data 17 is obtained.
The performance for the embodiment of
The performance will be explained with reference to
In
In
Se=90Be2.51 (4)
Se=160Be3.15 (5)
As explained in the embodiments of
When an attempt is made to realize the data sync detector in the signal processing apparatus according to the invention with an integrated circuit, the circuit size, when a 2-input NAND gate is converted as one gate, increases about 10 gates for the embodiment of
The data sync signal detector according to the invention can also be configured and realized in software as described later.
As described above, with the signal processing apparatus according to the invention, the (1+D) processing is executed before detection of the data sync signal, and further the bits are divided into a bit string of odd numbered bits and a bit string of even numbered bits. In this way, the types of error patterns can be reduced and the error pattern length shortened. As a result, the error detection and correction is facilitated, thereby making possible more accurate data sync signal detection.
As shown in
Now, a further embodiment of the invention will be explained with reference to
In
An error of the data sync signal is detected and corrected before data sync signal detection and therefore the data sync signal can be accurately detected.
A yet further embodiment of the invention will be explained with reference to
The configuration of
The post code output 13 is input to a shift register 21 in the error detection/correction unit 6. The configuration of the error detection/correction unit is the same as that in the embodiment of
The sync signal detection output 16 provides the decode timing for the decoder 4 of the GCR code. As a result, a correct decoding is realized and the output data 17 is produced.
Even in the case where the MTR code or the GCR code is used as the data modulation code, a data sync pattern which improves the performance of the data sync signal detection can be selected. The same pattern can be used in this case. In addition, due to the presence of the particular pattern in each code, this embodiment can be configured the same way as the embodiment of FIG. 9. The performance of the data sync signal detection is also substantially the same. The performance of the data section, however, is varied depending on the code used.
In this embodiment, the output of the post coder is grouped into a bit string of even numbered bits and a bit string of odd numbered bits and matched. The data sync signal detector can be configured with the error detection and correction function, however, in which the output of the post-coder is divided into one or more groups of bit string by a method other than dividing it into a bit string of odd numbered bits and a bit string of even numbered bits. Nevertheless, such a configuration involves more error patterns and is complicated as compared with the embodiment under consideration, with the performance thereof inferior to this embodiment as correctable error patterns are limited.
A still further embodiment of the invention will be explained with reference to
The basic configuration of
The shift register 21 has a length of 68 bits.
Nine bits including every other bit from the MSB side (farthest from the input of the (1+D) processing output 18) of the shift register 21 constitute a shift register output 22e and applied to the syndrome calculator 23e and the error correction unit 24e. The 9 bits one bit nearer to the LSB side (the side where the (1+D) processing output 18 is input) of the shift register output 22e constitutes the shift register output 22f and are applied to the syndrome calculator 23f and the error correction unit 24f. Nine bits including every other bit from the LSB side of the shift register 21 constitute the shift register output 22h and are applied to the syndrome calculator 23h and the error correction unit 24h. The 9 bits one bit nearer to the MSB side of the shift register output 22h constitutes the shift register output 22g, and are applied to the syndrome calculator 23g and the error correction unit 24g.
The shift register 21 is lengthened and the output retrieve position thereof is selected, so that the shift register 21 can have the function and effect of the delay circuits 28e to 28g in the embodiment of
The configuration of
With reference to
First, the process starts from step 401, and the initialization required for data sync detection is performed in step 402. The storage starting address adr of the memory for storing the value of the post-code output data is set to the value of AD, the program control count cnt to zero and the program control count limit value to L.
Then, in step 403, the post-code output data 13 is stored from address AD of the memory. The memory can sufficiently store the portions before and after the data involved.
In step 404, the data of 18 bits or more are read out of the address AD of the memory and the calculation (1+D) is performed.
In step 405, 9 bits are retrieved from every other position from the address (AD+cnt).
In step 406, the syndrome value is calculated from the particular 9 bits. This calculation is equivalent to 23a of
Then, the pattern is compared with the pattern A in step 410. It is determined in step 411 whether the result of comparison is coincident or not, and if not coincident, the process proceeds to step 419, otherwise to step 412.
In step 412, 9 bits including every other bit from are retrieved from the address (AD+cnt+1) of the data read from the memory and subjected to the (1+D) calculation in step 404.
In step 413, the syndrome value is calculated from the particular 9 bits. This calculation is equivalent to 23b of
Then, the pattern is compared with the pattern B in step 417. It is determined in step 418 whether the result of comparison is coincident or not, and if not coincident, the process proceeds to step 419. Otherwise, the process proceeds to step 421.
In step 421, both the matching patterns A and B are coincident, indicating that the data sync signal detection is possible.
Then in step 422, the head address of the data is determined from the program control count cnt and the process is terminated in step 424.
In the case where the data sync signal is not detected, the process proceeds to step 419, where 1 is added to the program control count cnt, and it is determined in step 420 whether this program control count cnt is not more than the program control count limit. If it is within the limit, the process returns to step 404 for proceeding with the data sync signal detection. By adding 1 to the program control count cnt, the syndrome value can be calculated or the bit position for pattern matching can be displaced bit by bit.
In the case where the determination in step 420 is that the program control count cnt exceeds the limit, on the other hand, the data sync signal detection is impossible, and the fact is reported in step 423, with the process terminated in step 424. The program control count limit “limit” represents and defines the range where the data sync signal can be stored in memory.
The foregoing description refers to the case where the data sync signal detector according to the embodiment of
The magnetic disk device 201 comprises a magnetic disk 211 providing a data recording medium, a magnetic head 212 for recording/reproducing data on the magnetic disk 211, a R/W amplifier 213 for amplifying the data signal recorded/reproduced, a HDC (Hard Disk Controller) microcomputer 214 for performing the I/F control with a host system 202 and the control operation, etc. for the whole system, a data buffer 215 for temporarily storing the data exchanged with the host system 202, a servo processing circuit 216 for processing the servo control signal recorded in the magnetic disk 211, a mechanism driver 217 for controlling a motor 219 for rotationally driving a magnetic disc 211 or a VCM (Voice Coil Motor) 218 which sets the magnetic head 212 in position based on a command from the servo processing circuit 216, and a signal processing circuit 220 for coding and modulating the data recorded in the magnetic disk 211 and decoding the data read from the magnetic disk 211.
The signal processing circuit 220 is configured with the signal processing apparatus according to the embodiments of
Specifically, the recording density of the magnetic disk 211 can be improved by employing the signal processing system such as a data discriminator including a Viterbi decoder, and at the same time, the error rate can be reduced by improving the data sync signal detection performance by the employment of the data sync signal detector 221 at the same time.
Also, the production cost is reduced by reducing the circuit size of the signal processing system for detecting the data sync signal such as the data sync signal detector 221 while at the same time reducing the error rate by improving the data sync signal detection performance.
The invention developed by the present inventor has been described specifically above based on embodiments thereof. The present invention, however, is not limited to the embodiments described above but can be modified in various ways without departing from the scope and spirit of the invention.
In the foregoing description, for example, the data sync signal detection system of the signal processing apparatus according to the invention is referred to as an example of a magnetic disk device. In addition to the magnetic disk device, however, the invention can be used with an information processing signal processing circuit, an integrated circuit, a magneto-optic device, a floppy disk drive, etc. with equal effect.
The features of the invention other than those described in the appended claims are as follows.
A 2-bit continuous error and a one-bit error at the ends of the group can be detected and corrected by the error detection/correction unit.
The 2-bit error having an error pattern x0x (x indicates an error bit, and 0 a bit not an error) and the one-bit error at the second position from each end of the group can be detected and corrected by the error detection/correction unit (
The data sync signal is detected in the case where the threshold value for data sync signal detection is set to 2 and the number of coincident bit string groups is 2 or more (FIGS. 9 to 11).
The signal processing apparatus is formed of integrated circuits.
The signal processing system of signal processing apparatus according to this invention is used with the magnetic disk device, the magneto-optical disk device or the optical disk device.
In a signal processing apparatus according to the embodiments described above, the detection error can be reduced in the data sync signal detection.
Also, the signal processing apparatus described in the embodiments above has the effect of improving the data sync signal detection performance of the data sync signal detector with the improvement of the reproduction performance of the data section.
Further, the configuration of the data sync signal detector is simple and the circuit size can be reduced.
In the magnetic disk drive according to the aforementioned embodiments, the recording density is improved by the employment of a signal processing system including a Maximum-Likelihood or Viterbi decoder while at the same time reducing the error rate by the improvement of the data sync signal detection performance.
Also, in the magnetic disk device according to the above-mentioned embodiments, the production cost is reduced by the reduced circuit size of the signal processing system for detecting the data sync signal and the error rate can be reduced by the improved data sync signal detection performance at the same time.
Claims
1. A data processing device comprising:
- a discriminator for discriminating input data and outputting discriminated data;
- a decoder for decoding data based on the discriminated data and outputting decoded data;
- a (1+D) processor for processing data based on the discriminated data and outputting (1+D) processed data;
- a detecting/correcting processor for detecting/correcting error of the (1+D) processed data and outputting detected/corrected processed data; and
- a data sync signal detector for detecting a data sync signal of the detected/corrected processed data in comparison with predetermined sync pattern and outputting a detected data sync signal to the decoder,
- wherein the decoder decodes the data when receiving the detected data sync signal.
2. The data processing device according to claim 1, wherein the predetermined sync pattern includes two 9-bit patterns.
3. The data processing device according to claim 2, wherein each of the 9-bit patterns is configured with a 4-bit code and a 5-bit Cyclic Redundancy Check Code corresponding to the 4-bit code.
4. The data processing device according to claim 2, wherein a remainder of each of the 9-bit patterns divided by a generator polynomial of degree 5 is zero.
Type: Application
Filed: Jan 4, 2005
Publication Date: Jun 2, 2005
Inventors: Yoshiju Watanabe (Kanagawa-ken), Masaharu Kondo (Odawara-shi)
Application Number: 11/028,047