DIVIDING A SINGLE PHASE PULSE-WIDTH MODULATION SIGNAL INTO A PLURALITY OF PHASES
Dividing a single phase PWM signal into a plurality of phases includes: receiving, from a phase controller by a PWM frequency divider, an input pulse train comprising a period; and dividing, by the PWM frequency divider, the input pulse train amongst a plurality of output phases of the PWM frequency divider, including, at the onset of each period of the input pulse train: providing, on a next output phase of the PWM frequency divider, an output pulse train; and holding all other output phases at a tri-state voltage level.
1. Field of the Invention
The field of the invention is data processing, or, more specifically, methods and apparatus for dividing a single phase pulse-width modulation (PWM) signal into a plurality of phases.
2. Description Of Related Art
Computer system technology is continually advancing. Data centers, for example, now include hundreds or thousands of servers. Given the number of servers in a data center, decreasing the physical size or ‘footprint’ of the servers is a top priority for server system and server component designers. One area of focus, for example, is in reducing the size of Direct Current (‘DC’)-DC converters that distribute DC power amongst components of servers and the like.
In current art, reducing the size of such DC-DC converters is limited, at least in part, by the need for a plurality of output inductors and a filter capacitor. Some DC-DC converters of the prior art have implemented designs to somewhat reduce the physical footprint of the inductors and the capacitor by utilizing a single magnetic core for multiple inductors—an implementation of an indirectly coupled inductor.
The example DC-DC converter (100) of
Coupled inductors come in two forms: indirectly coupled and directly coupled. The dots depicted in the example of
The example prior art DC-DC converter (100) of
The timing diagram (130) in the example of
Methods and apparatus for dividing a single phase PWM signal into a plurality of phases are described in this specification. Such division of a single phase PWM signal into a plurality of phases includes: receiving, from a phase controller by a PWM frequency divider, an input pulse train comprising a period; and dividing, by the PWM frequency divider, the input pulse train amongst a plurality of output phases of the PWM frequency divider, including, at the onset of each period of the input pulse train: providing, on a next output phase of the PWM frequency divider, an output pulse train; and holding all other output phases at a tri-state voltage level.
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular descriptions of exemplary embodiments of the invention as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts of exemplary embodiments of the invention.
Exemplary methods and dividing a single phase pulse-width modulation (PWM) signal into a plurality of phases in accordance with embodiments of the present invention are described with reference to the accompanying drawings, beginning with
The example identity switching DC-DC converter (200) of
The example identity switching DC-DC converter (200) of
The second power-switching phase (234) of the example identity switching DC-DC converter (200) of
As will occur to readers of skill in the art, each of the switches (202, 204, 206, 208) in the example of
The identity switching DC-DC converter (200) of
The DC-DC converter of
In the example Table 1 above, it can be seen that the control input and associated switches are alternatively activated (represented by a ‘1’ in the table) in a manner that forms an identity of the table. Further, no two switches are activated at the same time. As depicted in Table 1 and the example timing diagram (230) of
where D represents a duty cycle and N represents the number of power-switching phases. Each low-side switch is therefore activated for a period of time according to:
In this way, the number of phases is inversely proportional to the duty cycle of activating the switches—that is, the ‘effective’ duty cycle—and thereby is inversely proportional to the inductance of the directly coupled inductor. Increasing the number of phases, therefore, decreases the inductance.
And the transfer function of the identity switching DC-DC converter (200) of
Operating the example identity switching DC-DC converter (200) of
where f represents the frequency of alternatively activating each switch, LOL represents the open loop inductance of the directly coupled inductor, N represents the number of power-switching phases, VIN represents the voltage of the voltage source and VOUT represents the voltage experienced at the filter and load.
The example DC-DC converter of
The example identity switching DC-DC converter (500) of
A PWM frequency divider may be implemented in a variety of ways including, for example, with an FPGA, ASIC, digital logic, analog circuitry, or some combination of such devices. The example PWM frequency divider (506) of
The PWM frequency divider (506) in the example of
The cyclical nature of the PWM frequency divider (506) is illustrated in
Beginning at time T0, the input pulse train begins a period in which the input pulse train transition from logic high and returns to logic low. At the onset of that period, the PWM frequency divider provides on the signal (602) of the first output phase, an output pulse train that transitions from a tri-state voltage, to logic high, then to logic low at the end of the period of the input pulse train. During this period, the PWM frequency divider holds the signal carried on all other output phases at the tri-state voltage level.
At time T1, a second period of the input pulse train begins. At this time, the PWM frequency divider provides the output pulse train on the next output phase—the signal (606) carried by the second output phase. The output pulse train again transitions from the tri-state voltage level to logic high then to logic low. During this period of the output pulse train, the signals of the other output phases are held to the tri-state voltage level.
The above steps repeat for each subsequent period of the input pulse train until the PWM frequency divider provides an output pulse train on each of the signals carried by each of the output phases. When all output phases have carried the output pulse train, the PWM begins the process again with the first output phase.
Returning now to
-
- activate the high side switch and deactivate the low side switch when the output pulse train of the output phase is a logic high voltage level,
- activate the low side switch and deactivate the high side switch when the output pulse train of the output phase is a logic low voltage level, and
- deactivate the high and low side switches when the output pulse train of the output phase is a tri-state voltage level.
In this way, when a driver receives the output pulse train from the PWM frequency divider, the driver first activates the high side switch while keeping the low side switch deactivated, then activates the low side switch and deactivates the high side switch. When the driver receives the tri-state voltage (all other times than when receiving the output pulse train) from the PWM frequency divider, the driver deactivates both switches. As the PWM frequency divider provides the output pulse train to each driver separately and cyclically and at all other times provides each driver with the tri-state voltage, an identity switching control scheme like those described above is employed in the example of
For further explanation,
The method of
Providing (706) an output pulse train to a next output phase of the PWM frequency divider at the onset of each phase of the input pulse train may be carried out in various ways. In some embodiments, the PWM frequency divider may effectively operate with a cyclical counter that provides a selection signal to a multiplexer. The counter may increment upon the onset of each period of the input pulse train. The multiplexer may provide the signal received at an input to one of a plurality of outputs in dependence upon the selection signal received from the cyclical counter. The signal received at the input of the multiplexer may be the input pulse train itself. In this way, the input pulse train is provided to a single output of the multiplexer for a first period, then when the counter increments, the input pulse train is provided to a next output of the multiplexer for a second period, and so on.
Holding (708) output phases at a tri-state voltage level may also be carried out in various ways. In some embodiments, for example, each output phase may be coupled to a pull-down or pull-up resistor that couples the phase to the tri-state voltage.
The method of
The high-side switch of each power-switching phase is configured, when activated via the driver, to couple a voltage source to the coil element and the low-side switch is configured, when activated via the driver, to couple the coil element to a ground voltage. The driver is coupled to one of the plurality of output phases of the PWM frequency divider and is configured to: activate the high side switch and deactivate the low side switch when the output pulse train of the output phase is a logic high voltage level; activate the low side switch and deactivate the high side switch when the output pulse train of the output phase is a logic low voltage level and the driver is configured to deactivate the high and low side switches when the output pulse train of the output phase is a tri-state voltage level.
The method of
where D represents a duty cycle and N represents the number of power-switching phases and activating each low-side switch for a period of time according to:
In some embodiments, the number of power-switching phases of the DC-DC converter may be inversely proportional to the duty cycle of activating the switches and thereby inversely proportional to the inductance of the directly coupled inductor. Also, the current ripple experienced by the filter and the load in such a DC-DC converter may be:
where f represents the frequency of alternatively activating each switch, LOL represents the open loop inductance of the directly coupled inductor, N represents the number of power-switching phases, VIN represents the voltage of the voltage source and V OUT represents the voltage experienced at the filter and load.
It will be understood from the foregoing description that modifications and changes may be made in various embodiments of the present invention without departing from its true spirit. The descriptions in this specification are for purposes of illustration only and are not to be construed in a limiting sense. The scope of the present invention is limited only by the language of the following claims.
Claims
1. A method of dividing a single phase pulse-width modulation (PWM) signal into a plurality of phases, the method comprising:
- receiving, from a phase controller by a PWM frequency divider, an input pulse train comprising a period; and
- dividing, by the PWM frequency divider, the input pulse train amongst a plurality of output phases of the PWM frequency divider, including, at the onset of each period of the input pulse train: providing, on a next output phase of the PWM frequency divider, an output pulse train that transitions from a tri-state voltage level to a logic high voltage level at the onset of a period of the input pulse train and transitions from the logic high voltage level to a logic low voltage level toward the end of the period of the input pulse train; and holding all other output phases at the tri-state voltage level that is between the logic high voltage level and the logic low voltage level.
2. The method of claim 1 wherein the PWM frequency divider is coupled to a Direct Current (DC)-DC converter via the plurality of output phases, the DC-DC converter comprising:
- a directly coupled inductor comprising a coil element coupled to an output filter and a load; and
- a plurality of power-switching phases, with each phase comprising a high-side switch, a low-side switch and a driver, wherein the high-side switch of each power-switching phase is configured, when activated via the driver, to couple a voltage source to the coil element and the low-side switch of each power-switching phase is configured, when activated via the driver, to couple the coil element to a ground voltage, wherein the driver is coupled to one of the plurality of output phases of the PWM frequency divider and the driver is configured to activate the high side switch and deactivate the low side switch when the output pulse train of the output phase is a logic high voltage level, the driver is configured to activate the low side switch and deactivate the high side switch when the output pulse train of the output phase is a logic low voltage level, and the driver is configured to deactivate the high and low side switches when the output pulse train of the output phase is a tri-state voltage level; and
- the method further comprises:
- responsive to receiving the output pulse train of the plurality of output phases of the frequency divider:
- alternately activating, by the drivers of the plurality of power-switching phases, each switch, wherein no two switches are activated at the same time.
3. The method of claim 2 wherein alternatively activating each switch further comprises: D N ( 1 - D ) N.
- activating each high-side switch for a period of time according to:
- where D represents a duty cycle and N represents the number of power-switching phases; and
- activating each low-side switch for a period of time according to:
4. The method of claim 2 wherein the number of power-switching phases is inversely proportional to the duty cycle of activating the switches and thereby inversely proportional to the inductance of the directly coupled inductor.
5. The method of claim 2 wherein current ripple experienced by the filter and the load comprises: 1 f * L OL * ( 1 - V OUT V IN ) * V OUT N,
- where f represents the frequency of alternatively activating each switch, LOL represents the open loop inductance of the directly coupled inductor, N represents the number of power-switching phases, VIN represents the voltage of the voltage source and VOUT represents the voltage experienced at the filter and load.
6. The method of claim 2 wherein each high-side switch and each low-side switch comprises a Field Effect Transistor.
7. The method of claim 1 wherein the PWM frequency divider comprises a Field Programmable Gate Array (FPGA).
8. An apparatus for dividing a single phase pulse-width modulation (PWM) signal into a plurality of phases, the apparatus comprising a computer processor, a computer memory operatively coupled to the computer processor, the computer memory having disposed within it computer program instructions that, when executed by the computer processor, cause the apparatus to carry out the steps of:
- receiving, from a phase controller by a PWM frequency divider, an input pulse train comprising a period; and
- dividing, by the PWM frequency divider, the input pulse train amongst a plurality of output phases of the PWM frequency divider, including, at the onset of each period of the input pulse train: providing, on a next output phase of the PWM frequency divider, an output pulse train that transitions from a tri-state voltage level to a logic high voltage level at the onset of a period of the input pulse train and transitions from the logic high voltage level to a logic low voltage level toward the end of the period of the input pulse train; and holding all other output phases at the tri-state voltage level that is between the logic high voltage level and the logic low voltage level.
9. The apparatus of claim 8 wherein the PWM frequency divider is coupled to a Direct Current (DC)-DC converter via the plurality of output phases, the DC-DC converter comprising:
- a directly coupled inductor comprising a coil element coupled to an output filter and a load; and
- a plurality of power-switching phases, with each phase comprising a high-side switch, a low-side switch and a driver, wherein the high-side switch of each power-switching phase is configured, when activated via the driver, to couple a voltage source to the coil element and the low-side switch of each power-switching phase is configured, when activated via the driver, to couple the coil element to a ground voltage, wherein the driver is coupled to one of the plurality of output phases of the PWM frequency divider and the driver is configured to activate the high side switch and deactivate the low side switch when the output pulse train of the output phase is a logic high voltage level, the driver is configured to activate the low side switch and deactivate the high side switch when the output pulse train of the output phase is a logic low voltage level, and the driver is configured to deactivate the high and low side switches when the output pulse train of the output phase is a tri-state voltage level; and
- the apparatus further comprises computer program instructions that when executed causes the apparatus to carry out the steps of:
- responsive to receiving the output pulse train of the plurality of output phases of the frequency divider:
- alternately activating, by the drivers of the plurality of power-switching phases, each switch, wherein no two switches are activated at the same time.
10. The apparatus of claim 9 wherein alternatively activating each switch further comprises: D N ( 1 - D ) N.
- activating each high-side switch for a period of time according to:
- where D represents a duty cycle and N represents the number of power-switching phases; and
- activating each low-side switch for a period of time according to:
11. The apparatus of claim 9 wherein the number of power-switching phases is inversely proportional to the duty cycle of activating the switches and thereby inversely proportional to the inductance of the directly coupled inductor.
12. The apparatus of claim 9 wherein current ripple experienced by the filter and the load comprises: 1 f * L OL * ( 1 - V OUT V IN ) * V OUT N,
- where f represents the frequency of alternatively activating each switch, LOL represents the open loop inductance of the directly coupled inductor, N represents the number of power-switching phases, VIN represents the voltage of the voltage source and VOUT represents the voltage experienced at the filter and load.
13. The apparatus of claim 9 wherein each high-side switch and each low-side switch comprises a Field Effect Transistor.
14. The apparatus of claim 8 wherein the PWM frequency divider comprises a Field Programmable Gate Array (FPGA).
Type: Application
Filed: Oct 21, 2014
Publication Date: Apr 21, 2016
Patent Grant number: 9379619
Inventors: JAMAICA L. BARNETTE (DURHAM, NC), LUKE D. REMIS (RALEIGH, NC)
Application Number: 14/519,569