TRANSITION CIRCUITRY FOR INTEGRATED CIRCUIT DIE
An integrated circuit (IC) die having a first side and a second side opposite the first side is disclosed. The IC die can include a signal via through the IC die. The IC die can include processing circuitry. The IC die can include transition circuitry providing electrical communication between the processing circuitry and the signal via. The transition circuitry can comprise a first transmission line, a second transmission line, and a transition transmission line between the first and second transmission lines. In various embodiments, the first transmission line can comprise a microstrip (MS) line, and the second transmission line can comprise a grounded coplanar waveguide (CPW).
This application claims priority to U.S. Provisional Patent Application No. 62/772,013, filed Nov. 27, 2018, the entire contents of which are incorporated by reference herein for all purposes.
BACKGROUND FieldThe field relates to transition circuitry for an integrated circuit (IC) die, and in particular, to transition circuitry for high frequency IC dies.
Description of the Related ArtHigh frequency integrated circuit (IC) dies (e.g., microwave or millimeter-wave integrated circuits, or MMICs) are often mounted to a package substrate and electrically connected to the package substrate by wire or ribbon bonds. However, the use of wire or ribbon bonds at high operating frequencies induces variable parasitic inductance and/or capacitance that may significantly limit the high frequency performance and bandwidth of the IC die. Accordingly, there remains a continuing need for improved interface of high frequency IC dies.
SUMMARYIn one embodiment, an integrated circuit (IC) die is disclosed. The IC die can include a signal via through the IC die and processing circuitry. The IC die can include transition circuitry providing electrical communication between the processing circuitry and the signal via. The transition circuitry can include a first transmission line, a second transmission line, and a transition transmission line between the first and second transmission lines.
In another embodiment, an integrated circuit (IC) die having a first side and a second side opposite the first side is disclosed. The IC die can include a signal via through the IC die and processing circuitry. The IC die can include transition circuitry providing electrical communication between the processing circuitry and the signal via. During operation of the IC die, an electric field generated by the transition circuitry can be generally parallel to a plane defined by the transition circuitry.
In another embodiment, an integrated circuit (IC) die includes a signal via through the IC die and processing circuitry. The IC die can include means for reducing electrical discontinuities between the signal via and the processing circuitry. The reducing means can include first means for transmitting electrical signals, second means for transmitting electrical signals, and means for transitioning the transmission of electrical signals between the first and second transmitting means.
Various embodiments disclosed herein relate to high frequency IC dies and packages therefor.
The adhesive 8a in
The package substrate 3 can be mounted to a board or a carrier 4 by way of an adhesive 8b. The adhesive 8b may be the same as or different from the adhesive 8a, such as an epoxy (e.g., conductive epoxy), solder, etc. A feedline 10 (e.g., a radio frequency, or RF, feedline) can be formed on or connected to the carrier 4, and can convey signals to and/or from the package substrate 3. One or more package substrate signal vias 6b can be provided through the package substrate 3 to convey signals to and/or from the IC die 2. Further, the package substrate 3 can comprise one or more ground vias 9 to provide an electrical pathway to ground through the package substrate 3. Further, the IC die can comprise one or more die signal vias 6a (or hot vias) through the die 2 to convey electrical signals between the package substrate 3 and circuitry (e.g., transmission lines, active circuits, etc.) at or near the first or upper side of the die 2, which may comprise the front side of the die 2 having active circuitry. The signal or hot vias 6a can comprise through substrate vias (TSVs) that pass through the die 2.
As shown in
Accordingly, in various embodiments, transition circuitry 50 can be provided in the IC die 2. In
As shown in
Turning to
Referring back to
As shown in
Turning to
Beneficially, the embodiments described herein can provide a low loss signal transition for high frequency applications. In various embodiments, the transition circuitry 50 can provide a low loss electrical pathway for IC dies 2 configured to operate at one or more frequencies in a range of 1 Hz to 150 GHz. In various embodiments, the upper frequency range can be limited by the thickness of the substrate and not from the transition circuitry 50 such that the transition circuitry 50 can be utilized with die substrates of any suitable thickness, and therefore, with packages configured to operate at any suitable frequency. The upper frequency limitation is set by the higher order mode of transmission line 54 in the substrate 3. In various embodiments, the transition circuitry 50 can provide a low loss electrical pathway for IC dies 2 configured to operate at one or more frequencies in a range of 1 Hz to 150 GHz. In various embodiments, the transition circuitry 50 can provide a low loss electrical pathway for IC dies 2 configured to operate at a 3 dB bandwidth in a range of 90 GHz to 225 GHz, in a range of 100 GHz to 225 GHz, or in a range of 175 GHz to 225 GHz. Moreover, the performance of the circuitry 50 can be maintained even for dies 2 or substrates 3, regardless of their thicknesses.
For example, in various embodiments, for a die substrate (e.g., the base substrate of die 2) having a thickness in a range of 40 μm to 60 μm (e.g., about 50 μm), the package 1 can operate at frequencies (e.g., all frequencies) at or below about 150 GHz with an insertion loss of less than 3 dB, less than 1 dB, or less than 0.6 dB. In various embodiments, for example, for die substrates having a thickness in a range of 10 μm to 30 μm (e.g., about 20 μm), the package 1 can operate at frequencies (e.g., all frequencies) at or below about 200 GHz with an insertion loss of less than 3 dB, less than 1 dB, or less than 0.6 dB. In various embodiments, the package 1 can operate at frequencies (e.g., all frequencies) at or below about 500 GHz with an insertion loss of less than 3 dB, less than 1 dB, or less than 0.6 dB.
Although this invention has been described in terms of certain embodiments, other embodiments that are apparent to those of ordinary skill in the art, including embodiments that do not provide all of the features and advantages set forth herein, are also within the scope of this invention. Moreover, the various embodiments described above can be combined to provide further embodiments. In addition, certain features shown in the context of one embodiment can be incorporated into other embodiments as well. Accordingly, the scope of the present invention is defined only by reference to the appended claims.
Claims
1. An integrated circuit (IC) die comprising:
- a signal via through the IC die;
- processing circuitry; and
- transition circuitry providing electrical communication between the processing circuitry and the signal via, the transition circuitry comprising a first transmission line, a second transmission line, and a transition transmission line between the first and second transmission lines.
2. The IC die of claim 1, wherein the first transmission line comprises a microstrip (MS) transmission line.
3. The IC die of claim 2, wherein, the second transmission line comprises a grounded coplanar waveguide (CPW).
4. The IC die of claim 3, wherein the first transmission line is connected to the processing circuitry and the second transmission line is connected to the signal via.
5. The IC die of claim 3, wherein the transition transmission line comprises an interface at a transition between the first and second transmission lines and a grounded flange spaced from the transition region by a dielectric material, the grounded flange tapering outwardly relative to the transition region.
6. The IC die of claim 1, further comprising a signal pad and first and second ground pads spaced from the signal pad by a dielectric material, the signal via connected to the signal pad.
7. The IC die of claim 6, further comprising a plurality of ground vias electrically connecting the first and second ground pads with a ground plane of the IC die.
8. The IC die of claim 6, wherein the first and second ground pads are disposed around a portion of a periphery of the signal pad.
9. The IC die of claim 1, wherein, during operation of the IC die, an electric field generated by the transition circuitry is generally parallel to a plane defined by the transition circuitry.
10. The IC die of claim 1, wherein an impedance of the first transmission line is generally matched to an impedance of the second transmission line.
11. The IC die of claim 1, wherein the first side comprises a front active side of the IC die, and wherein the transmission line extends within the IC die laterally along the first side.
12. The IC die of claim 1, wherein the IC die is configured to operate at one or more frequencies in a range of 40 Hz to 95 GHz.
13. The IC die of claim 1, wherein the IC die is configured to operate at a 3 dB bandwidth in a range of 175 GHz to 225 GHz.
14. An integrated circuit (IC) package comprising a package substrate and the IC die of claim 1, the IC die mounted to the package substrate.
15. The IC die of claim 1, wherein the transition circuitry comprises a third transmission line extending at least partially between first and second opposing sides of the IC die, the third transmission line comprising the signal via, wherein the third transmission line comprises a signal pad connected to the signal via and a transition region, the transition region comprising outwardly angled surfaces on the signal pad.
16. An integrated circuit (IC) die comprising:
- a signal via through the IC die;
- processing circuitry; and
- transition circuitry providing electrical communication between the processing circuitry and the signal via, wherein, during operation of the IC die, an electric field generated by the transition circuitry is generally parallel to a plane defined by the transition circuitry.
17. The IC die of claim 16, wherein the transition circuitry comprises a first microstrip (MS) transmission line, a second grounded coplanar waveguide (CPW), and a transition region between the first MS transmission line and the second grounded CPW.
18. The IC die of claim 16, further comprising a signal pad, the signal via connected to the signal pad, wherein the electric field is generally parallel to the signal pad.
19. An integrated circuit (IC) die comprising:
- a signal via through the IC die;
- processing circuitry; and
- means for reducing electrical discontinuities between the signal via and the processing circuitry, the reducing means comprising first means for transmitting electrical signals, second means for transmitting electrical signals, and means for transitioning the transmission of electrical signals between the first and second transmitting means.
20. The IC die of claim 19, wherein the first transmitting means comprises a microstrip (MS) transmission line, and wherein the second transmitting means comprises a grounded coplanar waveguide (CPW).