Digital clock
Latest Mostek Corporation Patents:
- Method of making MOSFET by multiple implantations followed by a diffusion step
- Non-overlapping clock CMOS circuit with two threshold voltages
- MOS dynamic load circuit for switching high voltages and adapted for use with high threshold transistors
- Testing and evaluation of a semiconductor memory containing redundant memory elements
- CMOS ROM Data select circuit
Description
FIG. 1 is a left front perspective view of a digital clock showing my new design;
FIG. 2 is a right rear perspective view thereof;
FIG. 3 is a front elevational view thereof;
FIG. 4 is a right side elevational view thereof;
FIG. 5 is a top plan view thereof;
FIG. 6 is a rear elevational view thereof.
Referenced Cited
U.S. Patent Documents
Other references
| D14392 | November 1883 | Davies |
| D76595 | October 1928 | Balzer |
| D107079 | November 1937 | Hedfield |
| D219109 | November 1974 | Thomas |
| D230194 | January 1974 | Buckler |
| D230623 | March 1974 | Nakamoto |
| D232526 | August 1974 | Wallach |
| 2202581 | May 1940 | Hammer |
- Washington Post Mag. "Potomac"--12/8/74--Timesquare upper left.
Patent History
Patent number: D246158
Type: Grant
Filed: Mar 1, 1976
Date of Patent: Oct 25, 1977
Assignee: Mostek Corporation (Carrollton, TX)
Inventor: Andrew Durco, Jr. (Dallas, TX)
Primary Examiner: Nelson C. Holtje
Attorney: E. Mickey Hubbard
Application Number: 5/663,597
Type: Grant
Filed: Mar 1, 1976
Date of Patent: Oct 25, 1977
Assignee: Mostek Corporation (Carrollton, TX)
Inventor: Andrew Durco, Jr. (Dallas, TX)
Primary Examiner: Nelson C. Holtje
Attorney: E. Mickey Hubbard
Application Number: 5/663,597
Classifications
Current U.S. Class:
Changeable Exhibitor, E.g., Digital Type (D10/15)
International Classification: D1001;
International Classification: D1001;