Pager
- Motorola
Latest Motorola Patents:
- Encoder that Optimizes Bit Allocation for Information Sub-Parts
- HYBRID ARITHMETIC-COMBINATORIAL ENCODER
- ENCODER AND DECODER USING ARITHMETIC STAGE TO COMPRESS CODE SPACE THAT IS NOT FULLY UTILIZED
- Encoder that Optimizes Bit Allocation for Information Sub-Parts
- METHOD, COMPUTER SYSTEM, AND COMPUTER READABLE MEDIUM FOR SENDING MESSAGES FROM A MOBILE DEVICE VIA A HOST SYSTEM TRANSPARENTLY
Description
FIG. 1 is a front elevation view of a "pager" showing our new design;
FIG. 2 is a rear elevation view thereof;
FIG. 3 is a bottom plan view thereof;
FIG. 4 is a top plan view thereof;
FIG. 5 is a right side elevation view thereof;
FIG. 6 is a left side elevation view thereof; and,
FIG. 7 is a perspective view thereof.
Referenced Cited
Patent History
Patent number: D368715
Type: Grant
Filed: Apr 26, 1995
Date of Patent: Apr 9, 1996
Assignee: Motorola (Schaumburg, IL)
Inventors: Bee L. Khoo (Johor), Poh C. Tan (Singapore)
Primary Examiner: Ted Shooman
Assistant Examiner: Nanda Bondade
Attorney: Keith A. Chanroo
Application Number: 0/38,046
Type: Grant
Filed: Apr 26, 1995
Date of Patent: Apr 9, 1996
Assignee: Motorola (Schaumburg, IL)
Inventors: Bee L. Khoo (Johor), Poh C. Tan (Singapore)
Primary Examiner: Ted Shooman
Assistant Examiner: Nanda Bondade
Attorney: Keith A. Chanroo
Application Number: 0/38,046
Classifications
Current U.S. Class:
Paging Device (e.g., Beeper, Etc.) (D14/191)