Grate
Latest MIPS Technologies, Inc. Patents:
- Microprocessor with dual-level address translation
- Apparatus and method for controlling the exclusivity mode of a level-two cache
- Selection of ISA decoding mode for plural instruction sets based upon instruction address
- Method and apparatus for binding shadow registers to vectored interrupts
- Method and apparatus for predicting characteristics of incoming data packets to enable speculative processing to reduce processor latency
Description
FIG. 1 is a perspective view of the grate embodying the new design;
FIG. 2 is a plan view thereof;
FIG. 3 is a front elevational view thereof;
FIG. 4 is a rear elevational view thereof;
FIG. 5 is a right side elevational view thereof;
FIG. 6 is a left side elevational view thereof;
FIG. 7 is a perspective view thereof, showing the remaining segments of an assembled grate in broken lines; and,
FIG. 8 is a plan view thereof, showing the remaining segments of an assembled grate in broken lines.
FIGS. 1-8 show portions of a grate and an assembled grate in broken lines. The broken lines are shown for environmental purposes and form no part of the claimed design.
Claims
The ornamental design for grate, as shown and described.
Referenced Cited
Patent History
Patent number: D501261
Type: Grant
Filed: Apr 23, 2004
Date of Patent: Jan 25, 2005
Assignee: East Jordan Iron Words, Inc. (East Jordan, MI)
Inventors: Shawn M. Hauck (East Jordan, MI), David E. Fuller (Ellsworth, MI), Tamalie S. Dalto (East Jordan, MI)
Primary Examiner: Doris Clark
Attorney: Warner Norcross & Judd LLP
Application Number: 29/204,147
Type: Grant
Filed: Apr 23, 2004
Date of Patent: Jan 25, 2005
Assignee: East Jordan Iron Words, Inc. (East Jordan, MI)
Inventors: Shawn M. Hauck (East Jordan, MI), David E. Fuller (Ellsworth, MI), Tamalie S. Dalto (East Jordan, MI)
Primary Examiner: Doris Clark
Attorney: Warner Norcross & Judd LLP
Application Number: 29/204,147
Classifications
Current U.S. Class:
Rectangular Or Square (D25/156);
D8/1