Electrical circuits lab
Latest Patents:
- TOSS GAME PROJECTILES
- BICISTRONIC CHIMERIC ANTIGEN RECEPTORS DESIGNED TO REDUCE RETROVIRAL RECOMBINATION AND USES THEREOF
- CONTROL CHANNEL SIGNALING FOR INDICATING THE SCHEDULING MODE
- TERMINAL, RADIO COMMUNICATION METHOD, AND BASE STATION
- METHOD AND APPARATUS FOR TRANSMITTING SCHEDULING INTERVAL INFORMATION, AND READABLE STORAGE MEDIUM
Description
FIG. 1 is a front elevation view of the electrical circuits lab showing my new design; and,
FIG. 2 is a right front perspective view thereof.
Claims
The ornamental design for a electrical circuits lab, as shown.
Referenced Cited
Patent History
Patent number: D526023
Type: Grant
Filed: Aug 24, 2005
Date of Patent: Aug 1, 2006
Assignee: (Dix Hills, NY)
Inventor: Mitchell B. Nesenoff (Dix Hills, NY)
Primary Examiner: Robert A. Delehanty
Assistant Examiner: Mark Cavanna
Application Number: 29/236,810
Type: Grant
Filed: Aug 24, 2005
Date of Patent: Aug 1, 2006
Assignee: (Dix Hills, NY)
Inventor: Mitchell B. Nesenoff (Dix Hills, NY)
Primary Examiner: Robert A. Delehanty
Assistant Examiner: Mark Cavanna
Application Number: 29/236,810
Classifications
Current U.S. Class:
Demonstrator Or Exhibitor (10) (D19/62)
