With Field-effect Transistor Patents (Class 326/55)
-
Patent number: 11929120Abstract: A memory cell comprises a floating gate being disposed between a control gate and a channel, the floating gate being electrically isolated from the control gate and the channel by charge barriers and being configured to enable the selective passage of charge carriers into and out of the floating gate to provide occupancy states of the floating gate. The channel is arranged to provide a minimum threshold voltage to be applied between a control gate and the substrate for introducing charge carriers into the channel from the substrate to make the channel conductive, the minimum threshold voltage being dependent on the occupancy state of the floating gate, such that a read voltage may be applied between the control gate and the substrate that will provide a conductive channel for a first occupancy state of the floating gate and a non-conductive channel for a second occupancy state of the floating gate.Type: GrantFiled: May 28, 2020Date of Patent: March 12, 2024Assignee: University of LancasterInventors: Manus Hayne, Dominic Lane
-
Patent number: 11152942Abstract: A CMOS transistor circuit including: a first block generating a first output signal of a NOR state, in response to first and second input signals; a second block including a first AND-OR gate, the second block generating a second output signal of an OR or an AND state, the second block receiving the first and second input signals and the first output signal; a third block generating a third output signal of the NOR state, in response to a third input signal and the second output signal; a fourth block including a second AND-OR gate, the fourth block generating a fourth output signal of the OR or the AND state in response to the third input signal, the second output signal and the third output signal; and a fifth block including an inverter gate, the fifth block generating a fifth output signal in response to the fourth output signal.Type: GrantFiled: March 3, 2020Date of Patent: October 19, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hareharan Nagarajan, Abhishek Ghosh, Sajal Mittal
-
Patent number: 10651829Abstract: A signal receiver circuit includes: a negative voltage applier suitable for applying a negative voltage to a common source node in response to a first clock is at a first logic level; a first sampling transistor coupled between the common source node and a first sampling node to sink a current from the first sampling node to the common source node in response to a first input signal; a second sampling transistor coupled between the common source node and a second sampling node to sink a current from the second sampling node to the common source node in response to a second input signal; an equalizer suitable for equalizing the first sampling node and the second sampling node in response to the first clock is at a second logic level; a precharger suitable for precharging a first output node and a second output node with a pull-up voltage in response to a second clock is at the first logic level, and electrically coupling the first output node and second output node to the second sampling node and the first samType: GrantFiled: December 28, 2018Date of Patent: May 12, 2020Assignee: SK hynix Inc.Inventor: Min-Chang Kim
-
Publication number: 20150054548Abstract: A manufacturing method of a semiconductor device in which the threshold is adjusted is provided. In a semiconductor device including a plurality of transistors arranged in a matrix each including a semiconductor, a source or drain electrode electrically connected to the semiconductor, a gate electrode, and a charge trap layer between the gate electrode and the semiconductor, electrons are trapped in the charge trap layer by performing heat treatment and, simultaneously, keeping a potential of the gate electrode higher than that of the source or drain electrode for 1 second or more. By this process, the threshold increases and Icut decreases. A circuit that supplies a signal to the gate electrode (e.g., word line driver) is provided with a selection circuit formed of an OR gate, an XOR gate, or the like, whereby potentials of word lines can be simultaneously set higher than potentials of bit lines.Type: ApplicationFiled: August 21, 2014Publication date: February 26, 2015Inventors: Kiyoshi KATO, Yasuhiko TAKEMURA, Tetsuhiro TANAKA, Takayuki INOUE, Toshihiko TAKEUCHI, Yasumasa YAMANE, Shunpei YAMAZAKI
-
Patent number: 8872545Abstract: An exclusive OR circuit includes, inter alia: a low pass unit configured to apply a second data to an output node when a first data is at a low level and to apply the first data to the output node when the second data is at a low level, and a discharge unit configured to discharge a voltage level of the output node when the first and second data are at a high level.Type: GrantFiled: September 5, 2012Date of Patent: October 28, 2014Assignee: SK Hynix Inc.Inventor: Joong Ho Lee
-
Patent number: 8786348Abstract: A control circuit of a light-emitting element comprises a rectifying unit which full-wave rectifies an alternating current power supply, a clock generator which generates and outputs a clock signal (CLK), a first comparator which compares a comparison voltage (CS) corresponding to a current flowing to the light-emitting element and a reference voltage (REF), and a switching element which is set to an ON state in synchronization with the clock signal (CLK) and which is set to an OFF state when the comparison voltage (CS) becomes greater than the reference voltage (REF) at the first comparator, to switch the current flowing to the light-emitting element. In this structure, a period of the clock signal (CLK) generated in the clock generator is varied, to reduce or inhibit noise.Type: GrantFiled: June 3, 2011Date of Patent: July 22, 2014Assignee: Semiconductor Components Industries, LLCInventors: Shuhei Kawai, Yoshio Fujimura
-
Patent number: 8773165Abstract: Disclosed herein is a logic circuit that includes a transistor T1 coupled between VPERI and a node n1, a transistor T2 coupled between VPERI and a node n2, a transistor T3 coupled between VSS and a node n3, a transistor T4 coupled between VSS and a node n4, transistors T5 and T7 coupled in series between the nodes n1 and n3, transistors T9 and T11 coupled in series between the nodes n1 and n3, transistors T6 and T8 coupled in series between the nodes n2 and n4, and transistors T10 and T12 coupled in series between the nodes n2 and n4. An output signal Y is output from a connection point of the transistors T5 and T7 and a connection point of the transistors T6 and T8.Type: GrantFiled: September 28, 2012Date of Patent: July 8, 2014Inventors: Yuki Nakamura, Chiaki Dono, Ronny Schneider
-
Publication number: 20140043060Abstract: A logic gate with three inputs A, B, and C, and one output implementing a function MAJ(A,B,C)=A*B+B*C+A*C comprising two mutually exclusive transmission gates (TGs) connected in series, based on two parallel double-gate controllable polarity devices, a polarity of each being controlled by input A and a conduction being controlled by input B, or vice-versa, in opposite polarities, and that route either an input A or C from one side of the transmission gates to the output.Type: ApplicationFiled: August 7, 2013Publication date: February 13, 2014Applicant: ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE (EPFL)Inventors: Luca Gaetano AMARU, Pierre-Emmanuel Julien Marc GAILLARDON, Giovanni DE MICHELI
-
Publication number: 20130265082Abstract: An exclusive OR circuit includes, inter alia: a low pass unit configured to apply a second data to an output node when a first data is at a low level and to apply the first data to the output node when the second data is at a low level, and a discharge unit configured to discharge a voltage level of the output node when the first and second data are at a high level.Type: ApplicationFiled: September 5, 2012Publication date: October 10, 2013Applicant: SK HYNIX INC.Inventor: Joong Ho LEE
-
Publication number: 20130162293Abstract: A method is disclosed for creating a logic integrated circuit cell from an original logic integrated circuit gate. The method includes combining the original logic integrated circuit cell with a second circuit which takes as input a complement of inputs of the original logic integrated circuit cell and provides as output complements of the output of the original logic integrated circuit cell.Type: ApplicationFiled: December 3, 2012Publication date: June 27, 2013Applicant: ROBUST CHIP INC.Inventor: ROBUST CHIP INC.
-
Publication number: 20130082735Abstract: Disclosed herein is a logic circuit that includes a transistor T1 coupled between VPERI and a node n1, a transistor T2 coupled between VPERI and a node n2, a transistor T3 coupled between VSS and a node n3, a transistor T4 coupled between VSS and a node n4, transistors T5 and T7 coupled in series between the nodes n1 and n3, transistors T9 and T11 coupled in series between the nodes n1 and n3, transistors T6 and T8 coupled in series between the nodes n2 and n4, and transistors T10 and T12 coupled in series between the nodes n2 and n4. An output signal Y is output from a connection point of the transistors T5 and T7 and a connection point of the transistors T6 and T8.Type: ApplicationFiled: September 28, 2012Publication date: April 4, 2013Applicant: Elpida Memory, Inc.Inventor: Elpida Memory, Inc.
-
Patent number: 8405421Abstract: A nonvolatile full adder circuit comprising a full adder electrical circuitry comprising three input terminals for receiving two input and carry-in signals, a sum output terminal, and an carry-out output terminal; first and second nonvolatile memory elements electrically coupled to the first and second output terminal, respectively at their first ends and to an intermediate voltage source at their second ends. The nonvolatile memory elements comprise two stable logic states. A logic state each of the of the nonvolatile memory elements is controlled by a bidirectional electrical current running between its first and second ends. The full adder circuitry is electrically coupled to a high voltage source at its first source terminal and to a low voltage source at its second source terminal, wherein an electrical potential of the intermediate voltage source is lower than that of the high voltage source but higher than that of the low voltage source.Type: GrantFiled: May 30, 2012Date of Patent: March 26, 2013Inventors: Alexander Mikhailovich Shukh, Tom A. Agan
-
Patent number: 8324932Abstract: A static complementary transistor type logic gate circuit includes a plurality of input terminals for receiving a corresponding plurality of input signals, and an output terminal. The logic gate circuit further includes a first plurality of transistors of one conductivity type, arranged to form a plurality of pullup paths for selectively connecting the output terminal, through one or more intermediate nodes, to a positive supply voltage based on the plurality of input signals; and a second plurality of transistors of the complementary conductivity type, arranged to form a plurality of pulldown paths for selectively connecting the output terminal, through one or more intermediate nodes, to a negative supply voltage based on the plurality of input signals. A precharge device is configured to selectively charge an intermediate node to the far-side supply voltage when the intermediate node is disconnected from the near-side supply voltage and disconnected from the output terminal.Type: GrantFiled: November 23, 2010Date of Patent: December 4, 2012Assignee: Oracle International CorporationInventors: Jin-Uk Shin, Lancelot Y. Kwong, Gaurav Shrivastav
-
Publication number: 20120286891Abstract: Embodiments provide a mixer cell, which is implemented to logically combine a data signal with an oscillator signal and a sign signal to obtain a mixer cell output signal based on the logical combination. Further embodiments provide a modulator with a plurality of mixer cells.Type: ApplicationFiled: May 4, 2012Publication date: November 15, 2012Applicant: Intel Mobile Communications GmbHInventors: Markus Schimper, Martin Simon
-
Patent number: 8253546Abstract: A magnitude comparator for comparing magnitude of a first data and a second data is disclosed. The first data and the second data are both binary data. The magnitude comparator includes many non-least comparator cells and a P-channel transistor. Each of the non-least comparator cells includes a first transistor, a second transistor, a third transistor and a fourth transistor. The drain of the second transistor is electrically connected to the source of the first transistor, and the source of the second transistor is electrically connected to a ground terminal. The third transistor electrically connects the first transistor, and the fourth transistor electrically connects the first transistor and the third transistor. The source of the P-channel transistor electrically connects a supply terminal, the gate of the P-channel transistor electrically connects the ground terminal, and the drain of the P-channel transistor electrically connects the third transistor of the first comparator cell.Type: GrantFiled: November 25, 2010Date of Patent: August 28, 2012Assignee: National Changhua University of EducationInventor: Tsung-Chu Huang
-
Publication number: 20120126852Abstract: A static complementary transistor type logic gate circuit includes a plurality of input terminals for receiving a corresponding plurality of input signals, and an output terminal. The logic gate circuit further includes a first plurality of transistors of one conductivity type, arranged to form a plurality of pullup paths for selectively connecting the output terminal, through one or more intermediate nodes, to a positive supply voltage based on the plurality of input signals; and a second plurality of transistors of the complementary conductivity type, arranged to form a plurality of pulldown paths for selectively connecting the output terminal, through one or more intermediate nodes, to a negative supply voltage based on the plurality of input signals. A precharge device is configured to selectively charge an intermediate node to the far-side supply voltage when the intermediate node is disconnected from the near-side supply voltage and disconnected from the output terminal.Type: ApplicationFiled: November 23, 2010Publication date: May 24, 2012Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Jin-Uk Shin, Lancelot Y. Kwong, Gaurav Shrivastav
-
Patent number: 7944244Abstract: Provided is a logic gate device capable of performing multiple logic operations by using a single logic gate circuit. The multi-functional logic gate device includes a pull-up switching unit having input switches of a first group being respectively connected to multiple input terminals and selection switches of the first group connected to either a selection terminal or a logically inverted selection terminal, the pull-up switching unit electrically connecting the input switches of the first group in series or in parallel between a power source and an output terminal according to logic levels of the selection terminal and the inverted selection terminal.Type: GrantFiled: September 30, 2010Date of Patent: May 17, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-soon Lim, Chan-kyung Kim
-
Patent number: 7843219Abstract: An XOR logic circuit includes a first transfer unit configured to transfer a logic high level data to an output terminal in response to data applied to first and second input terminals; a multiplexing unit configured to output a power voltage or a ground voltage in response to the data applied to the first and second input terminals; and a second transfer unit configured to transfer a logic low level data to the output terminal in response to an output signal of the multiplexing unit and the data applied to the first and second input terminals.Type: GrantFiled: December 30, 2008Date of Patent: November 30, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Jin-Yeong Moon
-
Publication number: 20100277202Abstract: An exclusive-or circuit includes a pass gate controlled by a second input node. The pass gate is connected to pass through a version of a logic state present at a first input node to an output node when so controlled. A transmission gate is controlled by the first input node. The transmission gate is connected to pass through a version of the logic state present at the second input node to the output node when so controlled. Pullup logic is controlled by both the first and second input nodes. The pullup logic is connected to drive the output node low when both the first and second input nodes are high. An exclusive-nor circuit is defined similar to the exclusive-or circuit, except that the pullup logic is replaced by pulldown logic which is connected to drive the output node high when both the first and second input nodes are high.Type: ApplicationFiled: May 5, 2009Publication date: November 4, 2010Applicant: Tela Innovations, Inc.Inventor: Scott T. Becker
-
Patent number: 7755390Abstract: An XOR logic circuit includes a first transfer unit configured to transfer a logic high level data to an output terminal in response to data applied to first and second input terminals; a multiplexing unit configured to output a power voltage or a ground voltage in response to the data applied to the first and second input terminals; and a second transfer unit configured to transfer a logic low level data to the output terminal in response to an output signal of the multiplexing unit and the data applied to the first and second input terminals.Type: GrantFiled: December 30, 2008Date of Patent: July 13, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Jin-Yeong Moon
-
Patent number: 7750677Abstract: A novel methodology for the construction and operation of logical circuits and gates that make use of and contact to a fourth terminal (substrates/bodies) of MOSFET devices is described in detail. The novel construction and operation provides for maintaining such body-contacted MOSFET devices at a lower threshold voltage (VTh) when actively on (to increase overdrive and performance), and at a higher relative threshold voltage when off (to reduce leakage power). Because the threshold potential of a gate moves inversely to its body potential, it follows then that in general, the body of a given device must be tied to the inverse of the device's drain voltage to achieve such a desirable threshold potential modulation effect for improved device, circuit, gate and logical family operation.Type: GrantFiled: August 10, 2009Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wilfried Haensch
-
Publication number: 20100141299Abstract: An XOR logic circuit includes a first transfer unit configured to transfer a logic high level data to an output terminal in response to data applied to first and second input terminals; a multiplexing unit configured to output a power voltage or a ground voltage in response to the data applied to the first and second input terminals; and a second transfer unit configured to transfer a logic low level data to the output terminal in response to an output signal of the multiplexing unit and the data applied to the first and second input terminals.Type: ApplicationFiled: December 30, 2008Publication date: June 10, 2010Inventor: Jin-Yeong MOON
-
Patent number: 7560955Abstract: Disclosed is a logic circuit including first and second input terminals, supplied with respective logic signals, and first and second MOS transistors, having sources respectively connected to associated ones of the first and second input terminals and gates cross-connected to the second and first input terminals. The drains of the first and second MOS transistors are connected in common. The logic circuit also includes a MOS transistor, connected between a first power supply and a common node of the drains of the first and second MOS transistors and having a gate supplied with a reset signal so that the MOS transistor is turned on at the time of resetting. The logic circuit further includes an inverter having an input end connected to the common node.Type: GrantFiled: November 23, 2005Date of Patent: July 14, 2009Assignee: NEC Electronics CorporationInventors: Hiroyuki Takahashi, Susumu Takano
-
Patent number: 7557614Abstract: A method for configuring a n-way XOR/XNOR circuit comprises providing a plurality of top stacks of PFETs each including at least three PFETs electrically connected between a high logic level and an output logic connection, providing a plurality of bottom stacks of NFETs each including at least three NFETs electrically connected between a low logic level and the output logic connection, connecting a source or a drain of the outermost PFET in each top stack to a source or a drain of a corresponding NFET in each bottom stack to generate inverted logic signals, inputting at least three input logic states to the stacks of PFETs to selectively connect or disconnect the output logic connection to the high logic level, inputting at least three input logic states to the stacks of NFETs to selectively connect or disconnect the output logic connection to the low logic level, and outputting a logic signal from the output logic connection.Type: GrantFiled: July 15, 2008Date of Patent: July 7, 2009Assignee: International Business Machines CorporationInventors: Stefan Bonsels, Martin Padeffke, Tobias Werner, Alexander Woerner
-
Patent number: 7358769Abstract: An XOR circuit designed in dual rail includes four shunt transistors, wherein the shunt transistors are disposed to couple an input potential at a first input or a second input with an output.Type: GrantFiled: February 23, 2006Date of Patent: April 15, 2008Assignee: Infineon Technologies AGInventors: Tanja Roemer, Norbert Janssen
-
Patent number: 7312634Abstract: An exclusive-OR circuit may include a NAND gate configured to receive a plurality of input signals and a NOR gate configured to receive the plurality of input signals. The exclusive-OR circuit may also include a switch configured to couple an output signal of the NAND gate to an output node when an output signal of the NOR gate is “LOW”, and a pull-down circuit configured to pull down the output node when the output signal of the NOR gate is “HIGH”. An exclusive-NOR circuit may include a NAND gate configured to receive a plurality of input signals and a NOR gate configured to receive the plurality of input signals. The exclusive-NOR circuit may also include a switch configured to couple an output signal of the NOR gate to an output node when an output signal of the NAND gate is “HIGH”, and a pull-up circuit configured to pull up the output node when the output signal of the NAND gate is “LOW”.Type: GrantFiled: February 14, 2006Date of Patent: December 25, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Young-chul Rhee
-
Patent number: 7298171Abstract: A layout area efficient, high speed, dynamic multi-input exclusive OR (XOR) and exclusive NOR (XNOR) logic gate circuit design of especial utility with respect to integrated circuit devices. The logic gate design disclosed herein utilizes fewer transistors than traditional static designs and, therefore, requires a smaller amount of integrated circuit layout area while nevertheless affording higher speed operating performance than that exhibited in existing conventional circuits.Type: GrantFiled: July 8, 2005Date of Patent: November 20, 2007Assignees: United Memories, Inc., Sony CorporationInventor: Michael C. Parris
-
Patent number: 7279936Abstract: A logic basic cell, a logic basic cell arrangement, and a logic device. A logic basic cell is provided for forming a logic combination of two data signals in accordance with a logic function that can be selected by means of a plurality of logic selection elements, having four data signal inputs, to which two data signals and the logically complementary data signals thereof can be applied, and having six logic selection elements between the data signal inputs. At a data signal output, the logic combination of the two data signals in accordance with the logic function selected by means of the logic selection elements can be provided as output signal.Type: GrantFiled: December 7, 2004Date of Patent: October 9, 2007Assignee: Infineon Technologies AGInventors: Jörg Gliese, Tim Schönauer
-
Patent number: 7271703Abstract: A 2-bit binary comparator, including: a comparison unit for receiving a first bit and a second bit to thereby compare the first bit with the second bit; and an enable unit for outputting a comparison result of the comparison unit as an output of the 2-bit binary comparator according to an enable signal.Type: GrantFiled: March 2, 2005Date of Patent: September 18, 2007Assignee: Magnachip Semiconductor, Ltd.Inventor: Yong-Sup Lee
-
Patent number: 7242219Abstract: A circuit for a parity tree is disclosed. In one embodiment, a circuit for a parity tree includes a pull-up circuit, a pull-down circuit, and a cross-couple circuit. The circuit, an XOR/XNOR circuit, includes both an output node and an inverted output node. For a given set of input signals, a pull-up path exists through the cross-couple circuit for one of the output node and the inverted output node, and wherein a pull-down path exists through the cross-couple circuit for the other one of the output node and the inverted output node.Type: GrantFiled: September 8, 2005Date of Patent: July 10, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Eric W. Mahurin, Dimitry Patent
-
Patent number: 7218153Abstract: A circuit system having a first inverter, a second inverter and a blockage module is disclosed. The first inverter is coupled between a supply voltage and a complementary input signal, for generating a first output signal on an output terminal thereof in response to an input signal received by an input terminal of the same. The blockage module is coupled to the output terminal of the first inverter for selectively passing the first output signal there across in response to the input signal and the complementary input signal. The second inverter is coupled between the supply voltage and a complementary supply voltage, having a first input terminal directly coupled to the output terminal of the first inverter and a second input terminal coupled to the same via the blockage module for generating a second output signal in response to the first output signal.Type: GrantFiled: August 22, 2005Date of Patent: May 15, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Yen-Huei Chen
-
Patent number: 7215142Abstract: An inverse toggle circuit includes a pair of input connections for receiving each of four possible input signal combinations in a sequential rotational manner. Each of four data paths are defined to be exercised in accordance with a respective input signal combination. A first output connection is controlled by first and third data paths. A second output connection is controlled by second and fourth data paths. Each data path is defined such that a currently exercised data path generates an output signal having an asserted state on the output connection that is controlled by the currently exercised data path. The currently exercised data path is also defined to cause a next data path in the sequence to generate an output signal having a non-asserted state on the output connection that is controlled by the next data path.Type: GrantFiled: December 13, 2005Date of Patent: May 8, 2007Assignee: Sun Microsystems, Inc.Inventor: Scott Fairbanks
-
Patent number: 7142014Abstract: An apparatus and method of the present invention includes a high frequency exclusive OR (XOR) with a peaked load stage. The peaked load stage coupled to the XOR produces a peaked response at a specified frequency of operation. The high frequency XOR comprises a mixer stage comprising first and second transconductance stages coupled to produce a differential output current. The peaked load stage receives the differential output current from the mixer stage and provides increasing impedance at a specified frequency of operation. The peaked load stage includes a pair of peaked load blocks comprising a saturation region peaked load MOSFET and a resistive load. The gate-to-source capacitance of the peaked load MOSFET is coupled to the resistive load to form a high pass filter that provides additional bias to a gate of the peaked load MOSFET that increases the resistance of the peaked load MOSFET at the specified frequency.Type: GrantFiled: November 16, 2004Date of Patent: November 28, 2006Assignee: Xilinx, Inc.Inventors: Eric D. Groen, Charles W. Boecker, William C. Black
-
Patent number: 7088138Abstract: A CML XOR logic circuit is provided that includes a pair of pull-up transistors, a pair of current source transistors and a logic switch network coupled between the pull-up transistors and the current source transistors. The logic switch network including a plurality of transistors divided into a first branch, a second branch and a third branch. A tail current flows through the first branch, the second branch or the third branch based on at least two input signals to the plurality of transistors.Type: GrantFiled: August 31, 2004Date of Patent: August 8, 2006Assignee: Intel CorporationInventors: Jianping Xu, Fabrice Paillet, Tanay Karnik
-
Patent number: 7030658Abstract: Systems and methods for reducing the power consumption of some combinations of logic gates by reducing the number of unnecessary transitions that are made by logic gates that do not affect the output of the logic. In one embodiment, a modified exclusive-OR (XOR) gate is coupled to a modified multiplexer. The XOR gate has two inputs, Ain and Bin, and an output, XORout, which is provided as an input to the multiplexer. Another input to the multiplexer is Cin. A select signal is input to the multiplexer to select either Cin or XORout to be provided at the output of the multiplexer. If XORout is selected, the XOR gate operates in a first mode in which it functions as a normal XOR gate. If Cin is selected, the XOR gate operates in a second mode in which the XOR gate uses less power than when the XOR gate operates normally.Type: GrantFiled: January 23, 2004Date of Patent: April 18, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Murakami, Osamu Takahashi, Jieming Qi
-
Patent number: 6930512Abstract: Aspects of the invention provide a fast one level zero-current-state XOR gate. An embodiment of the invention provides a first pair of differentially configured transistors and a level shifting resistor coupled to the first pair of differentially configured transistors. The one level zero-current-state XOR gate may also include a second pair of differentially configured transistors. A core of the XOR gate may be coupled to outputs of the first and the second pairs of differentially configured transistors.Type: GrantFiled: June 6, 2003Date of Patent: August 16, 2005Assignee: Broadcom CorporationInventor: Guangming Yin
-
Patent number: 6803793Abstract: A circuit arrangement uses differential pass transistor logic, a low voltage swing and charge recycling to save power, in which the swing voltage is reduced, but the supply voltage is not reduced, thereby maintaining the transistor device current and avoiding speed degradation. SOI devices including an adder, which uses this circuit arrangement, can avoid the body effect to long pass transistor network and improve the speed at lower supply voltage.Type: GrantFiled: February 1, 2002Date of Patent: October 12, 2004Assignee: Fujitsu LimitedInventor: Atsuki Inoue
-
Patent number: 6781412Abstract: Each binary carry logic circuit 20 of half adder circuits other than that for the least significant digit comprises a transfer gate 212 turned on when an input bit A2 is active and receiving a carry-in bit *C2 at its data input, and a transistor 23, turned on when the input bit A2 is inactive, connected between a power supply potential VDD and the data output of the transfer gate 212 a signal on which is a carry-out bit *C3. Transfer gates 212 to 214 of binary carry logic circuits other than that for the least significant digit are connected in chain, and are simultaneously on/off controlled by input bits A2 to A4, letting the carry-in bit *C2 from the least significant digit propagate through the transfer gate chain at a high speed.Type: GrantFiled: February 13, 2002Date of Patent: August 24, 2004Assignee: Fujitsu LimitedInventors: Shuji Yoshida, Daisuke Miura, Toshio Arakawa, Mitsuaki Nagasaka, Kenji Yoshida, Hiroyuki Honda, Kenji Kobayashi, Masayuki Okamoto
-
Patent number: 6765410Abstract: An exclusive OR (XOR) circuit is provided to perform a logical XOR function on multiple bits that eliminates the XOR function hazard. The XOR circuit performs a logical XOR function on data values that have been encoded to prevent the XOR function hazard from occurring.Type: GrantFiled: December 20, 2001Date of Patent: July 20, 2004Assignee: Sun Microsystems, Inc.Inventor: Thomas L. Meneghini
-
Patent number: 6727728Abstract: An XOR circuit includes XOR function logic. One advantage of the XOR circuit is that the complements of A and B are not required. The XOR circuit receives an enable signal that disables all the load transistors to eliminate static power dissipation of the XOR circuit and always force the output high when disabled. The output signal of the XOR function logic does not swing rail-to-rail and also has a relatively low drive level. To overcome that, cascade transistor stages are used that have small increments in device sizes, preferably widths, between stages. This allows the fastest rise/fall times at the output of the XOR function logic.Type: GrantFiled: December 30, 1997Date of Patent: April 27, 2004Assignee: LSI Logic CorporationInventor: Ricky F. Bitting
-
Patent number: 6724221Abstract: In one form of the invention, circuitry having exclusive-OR and latch functionality includes timing circuitry and logic circuitry. The circuitry includes a memory, with first and second memory nodes, for storing a state and its complement, and first and second timing circuitry portions, each operable to receive at least one timing signal, coupled to the respective memory nodes. The logic circuitry includes first and second logic circuitry portions, each of which is operable to receive at least first and second data signals. Each of the logic circuitry portions is coupled in series with a conditionally conductive path of one of the respective first and second timing circuitry portions.Type: GrantFiled: March 28, 2002Date of Patent: April 20, 2004Assignee: International Business Machines CorporationInventors: Juan-Antonio Carballo, David William Boerstler, Jeffrey L. Burns, Kevin John Nowka, Li Shi
-
Patent number: 6700405Abstract: A logic circuit capable of suppressing occurrence of wraparound of signals, capable of reducing power consumption, and in addition achieving a reduction of a circuit scale and an improvement of an operating speed and a full adder using the same, wherein provision is made of an exclusive-OR generation circuit 12 for receiving a first logic signal A and a second logic signal B taking a logic “1” or “0” and generating the exclusive-OR of the first logic signal A and the second logic signal B, a dual signal generation circuit 11 for receiving the first logic signal A and the second logic signal B and generating the dual signal of the exclusive-OR of the first logic signal A and the second logic signal B, and an interpolation circuit 13 for compulsorily setting the output level of the dual signal at the level of the logic “1” when the output level of the exclusive-OR is the logic “0”, while compulsorily setting the output level of the exclusive-OR at the level of theType: GrantFiled: December 1, 2000Date of Patent: March 2, 2004Assignee: Sony CorporationInventor: Kouji Hirairi
-
Patent number: 6686776Abstract: A coincidence determining circuit determines whether first and second digital data each consisting of a plurality of bits coincide with one another. The coincidence determining circuit includes a wiring and a plurality of bit comparison circuits corresponding in number to the bits. Each bit comparison circuit includes first and second transistors connected in series between the wiring and a power supply line and third and fourth transistors connected in series between the wiring and the power supply line. The first and second transistors receive a first logical signal of an associated bit of the first digital data and an inverted signal of a second logical signal of an associated bit of the second digital data. The third and fourth transistors receive an inverted signal of the first logical signal and the second logical signal. The four transistors of each bit comparison circuit suppress an increase in circuit area.Type: GrantFiled: February 6, 2002Date of Patent: February 3, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Kohji Sakata, Hirofumi Saitoh
-
Patent number: 6680625Abstract: High speed CML logic gate systems for providing selected Boolean logic functions. Two halves of a substantially symmetric first system, having a relatively small number (14) of CMOS transistors, are used to generate any of the logic functions AND, NAND, OR and NOR. Two halves of a substantially symmetric second system having another small number (10) of transistors are used to generate any of the logic functions XOR, XNOR and NOT. In either system, the sum of currents passing through certain voltage-controlling gates is substantially constant.Type: GrantFiled: January 31, 2002Date of Patent: January 20, 2004Assignee: Lattice Semiconductor Corp.Inventors: Kochung Lee, Ming Qu, Xueping Jiang, Xiang Zhu
-
Publication number: 20030184340Abstract: In one form of the invention, circuitry having exclusive-OR and latch functionality includes timing circuitry and logic circuitry. The circuitry includes a memory, with first and second memory nodes, for storing a state and its complement, and first and second timing circuitry portions, each operable to receive at least one timing signal, coupled to the respective memory nodes. The logic circuitry includes first and second logic circuitry portions, each of which is operable to receive at least first and second data signals. Each of the logic circuitry portions is coupled in series with a conditionally conductive path of one of the respective first and second timing circuitry portions.Type: ApplicationFiled: March 28, 2002Publication date: October 2, 2003Applicant: International Business Machines CorporationInventors: Juan-Antonio Carballo, David William Boerstler, Jeffrey L. Burns, Kevin John Nowka, Li Shi
-
Patent number: 6549037Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit comprises a first stage that provides differential outputs in one mode and substantially equal outputs in another mode.Type: GrantFiled: June 26, 2000Date of Patent: April 15, 2003Assignee: Intel CorporationInventors: Lawrence T. Clark, Kimberley E. Wagner
-
Patent number: 6242951Abstract: An adiabatic charging logic circuit includes a logic circuit and a power supply section. The logic circuit is constituted by a plurality of logic elements. The power supply section supplies power to the logic circuit to cause the logic circuit to perform logic processing after an input signal is supplied to the gate of each of the logic elements, and stops supply of the power before a new input signal is supplied to the gate of each of the logic elements after completion of the logic processing.Type: GrantFiled: September 2, 1998Date of Patent: June 5, 2001Inventors: Shunji Nakata, Takakuni Douseki, Mitsuru Harada, Ken Takeya
-
Patent number: 6194917Abstract: An apparatus for and method of reducing transistor body effect when detecting and correcting a phase error between clock signals using delay-locked and phase-locked loop circuits. The clock signals are provided to an equal number of circuit elements in cross-coupled XOR circuits. The circuit includes a transconductance circuit having at least two PMOS transistors with their substrates directly connected to their sources.Type: GrantFiled: January 21, 1999Date of Patent: February 27, 2001Assignee: National Semiconductor CorporationInventor: Dan Zhichao Deng
-
Patent number: 6137309Abstract: An Exclusive-OR logic gate with four two-by-two complementary inputs and two complementary outputs. The structure of this Exclusive-Or gate is said to be symmetrical in that the gate has a propagation time that is identical whichever of the two pairs of complementary inputs is switched over, whatever the nature of the transition at output and whatever the logic state of the pair of inputs that do not switch over. The disclosed device enables a further reduction in the differences in the time taken for the propagation of the signal edges through the gate by eliminating the floating character of certain nodes. It also relates to a frequency multiplier comprising a tree of Exclusive-Or gates such as this.Type: GrantFiled: September 23, 1998Date of Patent: October 24, 2000Assignee: STMicroelectronics S.A.Inventors: Pascal Couteaux, Roland Marbot
-
Patent number: 6133752Abstract: The tri-state logic gate circuit is preferably made up of a first inverter circuit which selectively outputs one of the power supply voltage and a ground potential, a second inverter circuit which selectively outputs one of the first inverter circuit output and the boosted power supply voltage, a resistor connected between the first and second inverter circuits, and a latch circuit. Accordingly, the tri-state logic gate circuit can avoid latch-up.Type: GrantFiled: April 7, 1998Date of Patent: October 17, 2000Assignee: Oki Electric Industry Co., Ltd.Inventor: Masakuni Kawagoe