Reversible Converters Patents (Class 341/89)
-
Patent number: 10985906Abstract: A method executed by a computer system that transmits a multimedia content through a negative-base number. The method includes generating a binary sequence for the multimedia content, converting the binary sequence into a negative-base number, receiving the negative-base number, retrieving a negative base of the negative base number, calculating the binary sequence based on the negative-base number and the negative base, and obtaining the multimedia content based on the binary sequence.Type: GrantFiled: January 26, 2018Date of Patent: April 20, 2021Assignee: Macau University of Science and TechnologyInventors: Zhanchuan Cai, Ting Lan
-
Patent number: 8633838Abstract: Methods and apparatus for compressing data for network transport in support of continuous availability of applications are described. One computer-implemented method of compressing data includes receiving a current instance of data in an input buffer. A candidate chunk of data is selected from the input buffer. A signature hash is computed from a signature length range of data within the candidate chunk. A matching dictionary entry having a matching signature hash from a multi-tiered dictionary is identified. The matching dictionary entry prospectively identifies a location of a prior occurrence of a selected range of consecutive symbols including the signature length range of data within at least one of the current instance of data and a prior instance of data in the input buffer. A dedupe processed representation of the instance of data is formed wherein a dedupe item is substituted for the selected range of consecutive symbols if the selected range is verified as recurring.Type: GrantFiled: January 15, 2010Date of Patent: January 21, 2014Assignee: Neverfail Group LimitedInventors: Patrick Terence Falls, Lyndon John Clarke, Wouter Senf
-
Patent number: 8106799Abstract: The present disclosure includes apparatus, systems and techniques relating to pipelined processing. In some implementations, a method performed by a data processing device includes storing data in a memory module. The method includes processing the stored data in accordance with a compression algorithm to produce processed data. Processing the stored data includes pipelined processing of a defined number of symbols of the stored data in parallel, and discarding results of the pipelined processing that are rendered invalid by other results of the pipelined processing. Additionally, the method includes outputting the processed data.Type: GrantFiled: March 22, 2010Date of Patent: January 31, 2012Assignee: Marvell International Ltd.Inventors: Xueshi Yang, Gregory Burd
-
Patent number: 7934029Abstract: An integrated circuit 2 is provided including multiple devices 4, 6, 8, 10, 12, 14 for communicating via an interconnect 16. A sending device 18 includes a sideband signal indicating the use of a representation of a repeating data word in place of that repeating data word itself. The receiving device can then form the repeating pattern of data words in response to receipt of the representation. This reduces the bandwidth consumed upon the interconnect 16.Type: GrantFiled: February 3, 2009Date of Patent: April 26, 2011Assignee: ARM LimitedInventor: Nicolas Chaussade
-
Patent number: 7859436Abstract: A memory device includes a receiver to receive a first input data signal and to create an output signal corresponding to the first input data signal and a voltage representative of a second signal received earlier in time than the first input data signal. A memory system includes a memory controller and one or more memory devices, at least one or which includes a receiver to receive a first input data signal and to create an output signal corresponding to the first input data signal and a voltage representative of a second signal received earlier in time than the first input data signal.Type: GrantFiled: October 24, 2008Date of Patent: December 28, 2010Assignee: Rambus Inc.Inventors: Carl Werner, Mark Horowitz, Pak Chau, Scott Best, Stefanos Sidiropoulos
-
Publication number: 20100271243Abstract: Methods and apparatus for implementing an n-state ripple-adder scheme coder with n?2 using an n-state reversible switching function and a non-reversible n-state switching function acting upon a first and a second word of at least 2 n-state symbols are disclosed. Corresponding decoding methods and apparatus are also disclosed. A resulting codeword may be a codeword which can be decoded by using the identical or different n-state switching functions in a corresponding ripple adder scheme decoder. Feistel networks and LFSRs apply the coding and decoding. Systems using the coding and decoding methods may be communication, storage and/or financial systems.Type: ApplicationFiled: June 30, 2010Publication date: October 28, 2010Applicant: Ternarylogic LLCInventor: Peter Lablans
-
Publication number: 20090146851Abstract: Methods and apparatus for implementing an n-state ripple-adder scheme coder with n?2 using an n-state reversible switching function and a non-reversible n-state switching function acting upon a first and a second word of at least 2 n-state symbols are disclosed. Corresponding decoding methods and apparatus are also disclosed. A resulting codeword may be a codeword which can be decoded by using the identical or different n-state switching functions in a corresponding ripple adder scheme decoder. Feistel networks and LFSRs apply the coding and decoding. Systems using the coding and decoding methods may be communication, storage and/or financial systems.Type: ApplicationFiled: December 8, 2008Publication date: June 11, 2009Inventor: Peter Lablans
-
Publication number: 20090141564Abstract: Apparatus, systems, and methods are disclosed that operate to encode register bits to generate encoded bits such that, for pairs of addresses, an encoded bit to be coupled to a first address in a memory device may be exchanged with an encoded bit to be coupled to a second address in the memory device. Apparatus, systems, and methods are disclosed that operate to invert encoded bits in logic circuits in the memory device if original bits were inverted. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Applicant: Micron Technology, Inc.Inventor: George Pax
-
Patent number: 7512616Abstract: An apparatus, system, and method are disclosed for communicating binary data using a self-descriptive binary data structure. The binary data structure also may be referred to as a microcode reconstruct and boot (MRB) image. The binary data structure includes a plurality of data segments, a target data set, and a data structure descriptor. Each of the data segments has a data segment header and data field. The target data set is stored within the data field and may be an executable. The data structure descriptor is descriptive of the binary data structure and identifies the location of the target data set within the data field. The binary data structure is self-descriptive in that the location of an individual target data set may be identified by the data structure descriptor.Type: GrantFiled: November 20, 2003Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Brian Jeffrey Corcoran, Lourdes Magally Gee, Matthew Joseph Kalos, Ricardo Sedillos Padilla
-
Patent number: 7046869Abstract: An integrated circuit can operate in a first mode as a parallel-to-serial converter, and in a second mode as a serial-to-parallel converter. Some of the components of the integrated circuit are used in both modes. For example, the IC has a single parallel interface, which is used as a parallel input in the first mode, and as a parallel output in the second mode. Further, the IC includes a single phase-locked loop circuit, which is used in a clock multiplier unit in the first mode, and in a clock recovery circuit in the second mode.Type: GrantFiled: May 20, 2003Date of Patent: May 16, 2006Assignee: Phyworks LimitedInventor: Christopher C. Bryson
-
Publication number: 20010038349Abstract: A product with stored non-sequential data may be provided using a method that codes the data to a coding pattern using at least one sequence with symbols. The coding pattern may be configured such that an arbitrary subsequence of a predetermined magnitude of the sequence unambiguously defines the position of the subsequence in the sequence. The coding pattern may be reproduced on a product. An apparatus may be adapted to record and decode the coding pattern.Type: ApplicationFiled: March 21, 2001Publication date: November 8, 2001Inventors: Ola Hugosson, Petter Ericson
-
Patent number: 6292844Abstract: A media storage device includes an embedded filter for manipulating universal clock based streams of data as they are written to or read from the media storage device. The media storage device will also manipulate streams of data which are not being written to or read from the media storage device. Preferably the embedded filter within the media storage device is an isochronous data pipe which will receive programmed instructions from an external controller and manipulate streams of data according to the programmed instructions in real time, coordinated with the universal clock. Alternatively, the isochronous data pipe includes fixed firmware for performing the appropriate manipulations. The media storage device is also preferably coupled to an IEEE 1394-1995 serial bus structure.Type: GrantFiled: February 12, 1998Date of Patent: September 18, 2001Assignees: Sony Corporation, Sony Electronics, Inc.Inventors: Scott Smyers, Bruce Fairman
-
Patent number: 5805931Abstract: A programmable bandwidth I/O port using a DRAM connected to a plurality of serial access memories. Data is synchronously transferred between the DRAM and the serial access memories and is asynchronously transferred between the serial access memories and a plurality of single or multiple bit I/O ports. The bus widths of the I/O ports may be easily programmed to provide a wide variety of I/O port configurations.Type: GrantFiled: February 9, 1996Date of Patent: September 8, 1998Assignee: Micron Technology, Inc.Inventors: Christopher K. Morzano, Charles L. Ingalls
-
Patent number: 5793318Abstract: The raw digital output signal generated at the transmitter by an ADC is XOR'd with a sequence of pseudo-random numbers to generate an encoded output signal. This removes all correlation between the analog input signal and the encoded output signal. Coherence between the encoded output signal and the analog input signal is prevented and the effects of crosstalk to the analog input signal are mitigated. In a first embodiment of the invention, the sequence of pseudo-random numbers is a sequence of one-bit pseudo-random numbers that are XOR'd with each bit of the raw digital output signal. In a second embodiment, the sequence of pseudo-random numbers is a sequence of N-bit pseudo-random numbers that are XOR'd with the N-bit words of the digital output signal. To recreate the original raw digital output signal in the receiver, a second XOR operation is performed between the encoded output signal and the sequence of pseudo-random numbers.Type: GrantFiled: February 5, 1997Date of Patent: August 11, 1998Assignee: Hewlett-Packard CompanyInventor: Robert E. Jewett
-
Patent number: 5652584Abstract: A data format converter for executing log conversion, antilog conversion, floating point conversion and inverse floating point conversion in an adaptive differential pulse code modulation (ADPCM) processor, which has an excellent data format conversion speed.Type: GrantFiled: November 29, 1995Date of Patent: July 29, 1997Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Ju Young Yoon
-
Patent number: 5608759Abstract: In a digital communication network in which pieces of information having different PCM coding rules are present, an information storage apparatus includes a control unit, a storage unit, and at least one transconverter. The control unit includes a comparator which compares the coding rule identifier read from the storage unit with a coding rule identifier of the read destination, when the control unit receives the information read request signal transmitted with the coding rule identifier of the read destination, so that if the coding rule identifier read out from the storage unit coincides with the coding rule identifier of the read destination, the PCM-coded information read out from the storage unit is transmitted without code conversion, and if the coding rule identifier read out from the storage unit does not coincide with the coding rule identifier, the PCM-coded information is transmitted through a selected transconverter to produce code-converted PCM-coded information.Type: GrantFiled: June 29, 1994Date of Patent: March 4, 1997Assignee: NEC CorporationInventor: Naoto Fujiwara
-
Patent number: 5596169Abstract: A cable for connecting a peripheral device to an input/output port configured in accordance with either a SCSI protocol or a parallel port protocol has a first connector which has a plurality of contact pins for connecting the cable to the peripheral device; a second connector which has a plurality of contact pins for connecting the cable to the input/output port; and a plurality of twisted pairs each having a first conductor and a second conductor. The first conductor of each of the twisted pairs is a data/control line, and the second conductor of the twisted pair is a return for the respective data/control line in accordance with the SCSI protocol. The first and second conductors of each of the twisted pairs are connected between selected pins of the first and second connectors such that none of the twisted pairs carries a data/control signal on both its first and second conductors when the cable is connected to an input/output port that is configured in accordance with the parallel port protocol.Type: GrantFiled: May 12, 1995Date of Patent: January 21, 1997Assignee: Iomega CorporationInventors: William P. Baker, Charles Hamilton
-
Patent number: 4860009Abstract: A bidirectional device converts a series of data bits partitioned into first group of frames corresponding to a first type of interface into second groups of frames having a second type of interface. The converter first converts signals from a device operating under the first type of interface to standard bilevel digital signals and then converts the standard bilevel digital signals into the second type of interface.Type: GrantFiled: February 12, 1988Date of Patent: August 22, 1989Assignee: Paradyne CorporationInventor: Dorian LaRowe
-
Patent number: 4841298Abstract: A bit pattern conversion system for converting a sequence of a bit pattern between a central processing unit and a peripheral circuit, including a data bus line connected between the central processing unit and the peripheral circuit, and a conversion circuit provided in the peripheral circuit for converting the sequence of the bit pattern from a most significant bit to a least significant bit, and vice versa, in accordance with a conversion signal.Type: GrantFiled: December 14, 1987Date of Patent: June 20, 1989Assignees: Fujitsu Limited, Fujitsu Microcomputer Systems LimitedInventors: Joji Murakami, Syogo Sibazaki, Junya Tempaku
-
Patent number: 4792793Abstract: Dedicated convert hardware is disclosed for performing bidirectional conversions of numbers between binary and another base b (illustratively decimal) for use in a data processing system. The dedicated convert hardware comprises a special purpose multiply-and-add unit and a convert register. The output of the multiply-and-add unit is coupled to the input of the convert register, and the output of the convert register is recycled to the inputs of the multiply-and-add unit. The multiply-and-add unit is hardwired to multiply the input by b and concurrently add the value at a separate digit input. Means are also provided for initializing the convert register with zero or with any desired number.Type: GrantFiled: May 28, 1987Date of Patent: December 20, 1988Assignee: Amdahl CorporationInventors: Stephen J. Rawlinson, Jongwen Chiou