Flutter Or Jitter Correction (e.g., Dynamic Reproduction) Patents (Class 348/497)
-
Patent number: 11892871Abstract: A host circuit includes a first clock generator, a first input output interface, a first communication interface, and a first processor. The first clock generator generates a first clock signal. The first processor outputs a trigger signal through the first input output interface, records a first clock count of the first clock generator at the same time, and outputs the first clock count through the first communication interface. A slave circuit includes a second clock generator, a second input output interface, a second communication interface, and a second processor. The second clock generator generates a second clock signal. When receiving the trigger signal, the second processor records a second clock count of the second clock generator, and calculates a time difference between the first clock signal and the second clock signal according to the first clock count and the second clock count.Type: GrantFiled: March 2, 2022Date of Patent: February 6, 2024Assignee: Realtek Semiconductor Corp.Inventors: Po-Lin Wei, Ching-Lung Chen
-
Patent number: 11176901Abstract: In an embodiment, a method includes accessing a first rendered frame generated based on a first viewing direction of a user. The first rendered frame may be generated at a first frame rate. The method includes generating, based on the first rendered frame, one or more sub-frames at a second frame rate that is higher than the first frame rate. A first sub-frame of the one or more sub-frames is generated by determining a second viewing direction of the user based on sensor data and applying one or more transformations to the first frame based on the second viewing direction. The method includes outputting the one or more sub-frames for display at the second frame rate.Type: GrantFiled: August 13, 2019Date of Patent: November 16, 2021Assignee: Facebook Technologies, LLC.Inventors: Warren Andrew Hunt, William Thomas Blank, Ilias Pappas, Michael Yee, Edward Buckley
-
Patent number: 11134538Abstract: Apparatuses of user equipment (UEs) for end-to-end coordination of voice over cellular data network communications. An apparatus of a UE includes one or more data storage devices and one or more processors. The one or more data storage devices are configured to store delay budget information pertaining to end-to-end delivery of a real-time transport protocol (RTP) stream sent from a remote UE to the UE. The one or more processors are configured to generate an application layer message including the delay budget information, the application layer message to be transmitted to the remote UE to enable the remote UE to request, from a cellular base station servicing the remote UE, additional air interface delay based on the delay budget information.Type: GrantFiled: May 8, 2019Date of Patent: September 28, 2021Assignee: Intel CorporationInventors: Ozgur Oyman, Thomas Luetzenkirchen, Jerome Parron, Fabrice Plante, Marta Martinez Tarradell, Sudhir Shankar Pola, Usharani Ayyalasomayajula, Ganesh Vijayan
-
Patent number: 11132809Abstract: A stereo matching method includes obtaining a first feature map associated with a first view image and a second feature map associated with a second view image using a neural network model-based feature extractor, determining respective matching costs between a reference pixel of the first view image and candidate pixels of the second view image using the first feature map and the second feature map, and determining a pixel corresponding to the reference pixel among the candidate pixels based on the determined matching costs.Type: GrantFiled: September 28, 2017Date of Patent: September 28, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Wonhee Lee, Hyun Sung Chang, Young Hun Sung, KyungBoo Jung
-
Patent number: 11044204Abstract: Nodes within a network are configured to adapt to changing path states, due to congestion, node failures, and/or other factors. A node may selectively convey path information and/or other state information to another node by annotating the information into packets it receives from the other node. A node may selectively reflect these annotated packets back to the other node, or other nodes that subsequently receive these annotated packets may reflect them. A weighted cost multipathing selection technique is improved by dynamically adjusting weights of paths in response to feedback indicating the current state of the network topology, such as collected through these reflected packets. In an embodiment, certain packets that would have been dropped may instead be transformed into “special visibility” packets that may be stored and/or sent for analysis. In an embodiment, insight into the performance of a network device is enhanced through the use of programmable visibility engines.Type: GrantFiled: July 31, 2019Date of Patent: June 22, 2021Assignee: Innovium, Inc.Inventors: William Brad Matthews, Puneet Agarwal
-
Patent number: 10818270Abstract: A display driver integrated circuit (DDI) an electronic device including the same, and a display driving method by the same are provided. The display driver integrated circuit includes a receive interface that receives image data from a processor at a first frame rate, a memory that stores the image data received at the first frame rate, and a display timing controller that detects a variation of the image data stored in the memory, changes a frame rate for the image data, which is stored in the memory, based on the variation of the image data, and outputs the image data on the display at the changed frame rate.Type: GrantFiled: August 1, 2017Date of Patent: October 27, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jong Kon Bae, Dong Hwy Kim, Dong Kyoon Han
-
Patent number: 10796398Abstract: An electronic device is provided. The electronic device includes a display, a display driver integrated circuit (DDI) including a clock generator and being operatively connected to the display, the DDI being configured to generate a hardware-based interrupt by using the clock generator, at least one processor operatively connected to the DDI, and a memory operatively connected to the at least one processor. The memory stores one or more instructions that, when executed, cause the at least one processor to receive a vertical synchronization (vsync) request associated with a frame displayed on the display, identify whether a software-based interrupt generated by an operation of the at least one processor is activated, and in response to determining that the software-based interrupt is not activated, prompt the DDI to activate the software-based interrupt without generating the hardware-based interrupt.Type: GrantFiled: October 24, 2018Date of Patent: October 6, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Young Jeon, Jae-Joon Seo
-
Patent number: 10686455Abstract: Disclosed is a signal generator that includes a memory to store tuning voltage values and offset voltage values. An adder/subtractor circuit is coupled to the memory to produce a sum and a difference of the tuning and offset voltages. A comparator circuit is coupled to the adder/subtractor circuit to receive a digitized voltage controlled oscillator tuning voltage and to compare the digitized voltage controlled oscillator tuning voltage to the sum and difference of the tuning and offset voltages to produce a window bounded by the sum and difference of the tuning and offset voltages. The comparator circuit is further configured to generate control signals. A steering current circuit is coupled to the comparator circuit to receive the control signals from the comparator circuit and to control a steering current based on the control signals.Type: GrantFiled: August 14, 2019Date of Patent: June 16, 2020Assignee: TELEDYNE DEFENSE ELECTRONICS, LLCInventors: Anthony David Williams, Gursewak Singh Rai, Vincent Lee
-
Patent number: 10609382Abstract: A method for compressing video data, comprising: determining a compression target for a picture buffer; calculating a unit buffer budget for each compression unit based on the compression target, a size of the pixel array of the compression unit and a bit depth of pixels of the pixel array; receiving the video data; for a kth compression unit of each video picture of the video data: calculating a unit compression cost for the kth compression unit using a predetermined lossless compression algorithm and an accumulated compression cost, comparing the accumulated compression cost and an accumulated buffer budget for the kth compression unit, and selecting compressing the kth compression unit using the predetermined lossless compression algorithm or the predetermined lossy compression algorithm according to the comparison between accumulated compression cost and the accumulated buffer budget; and sending the compressed kth compression unit to the picture buffer.Type: GrantFiled: November 21, 2018Date of Patent: March 31, 2020Assignee: MONTAGE LZ TECHNOLOGIES (CHENGDU) CO., LTD.Inventors: Youyuan Huang, Zhimin Qiu
-
Patent number: 9936157Abstract: The present disclosure relates to a an electronic device such as a digital camera 300 that includes a deletion mode whereby a camera/electronic device user can delete captured images or data files that have already been transferred in order to make room in the electronic device or digital camera memory for capturing further images. In one embodiment a digital camera keep track of which images have already been transferred to an external storage device and presents those to the user as potential images to be deleted. In another embodiment, the user is presented with a “delete all transferred images” which when selected deletes all the captured images that have already been transferred. In still another embodiment, a deletion criteria is used to prioritize which images are deleted first.Type: GrantFiled: January 10, 2017Date of Patent: April 3, 2018Assignee: MONUMENT PEAK VENTURES, LLCInventors: Keith Stoll Karn, Thomas A. Napoli, Frank W. Armstrong
-
Patent number: 9819935Abstract: Disclosed is an image data compression method including calculating an estimated error of each of a plurality of compression modes for compressing image data based on the image data and a weighted value in each sub-pixel, selecting one mode among the plurality of compression modes based on the estimated error of each of the plurality of compression modes, and encoding the image data according to the selected mode.Type: GrantFiled: December 15, 2015Date of Patent: November 14, 2017Assignee: Samsung Electronics Co., LtdInventors: Jong-Kon Bae, Dong-Kyoon Han
-
Patent number: 9728166Abstract: A software application executing on at least one processor may output a video at a frame rate for display at a display device. The at least one processor may synchronize a refresh rate of the display device displaying the video to the frame rate of the video. In response to detecting a potential delay in displaying, at the display device, a frame of the video to be output by the software application, the at least one processor may time-shift at least one of: compositing of the frame and refreshing of the display device to mitigate the potential delay in displaying, at the display device, the frame of the video to be output by the software application.Type: GrantFiled: August 20, 2015Date of Patent: August 8, 2017Assignee: QUALCOMM IncorporatedInventors: Henry Hing Law, Tung Chuen Kwong, Benjamin Koon Pan Chan, William Lloyd Atkinson, Wilson Hung Yu
-
Patent number: 9698814Abstract: A method for indirect conversion of a voltage value to a digital word consisting in sampling an input voltage through a parallel connection of a sampling capacitor to a source of the input voltage, and next in mapping a sample value of the input voltage to a time interval, and in assignment of a corresponding value of n-bit output digital word by the use a control module characterized in that the time interval is mapped to a difference of a length of a reference time and a length of a signal time, while the reference time is generated from an instant when the beginning of the time interval is detected by the use the control module, and the signal time is generated from an instant when the end of the time interval is detected by the use the control module, whereas generation of the reference time and the signal time is terminated at the same instant.Type: GrantFiled: December 21, 2015Date of Patent: July 4, 2017Assignee: AKADEMIA GORNICZO-HUTNICZA IM. STANISLAWA STASZICAInventors: Dariusz Koscielnik, Marek Miskowicz
-
Patent number: 9686554Abstract: An adaptive control system for a media encoder configured to encode a media data stream in accordance with a set of one or more encode parameters, the system comprising: an input queue for receiving a sequence of data portions representing a media stream; and an adaptation controller configured to form an accumulation parameter indicative of an incidence of accumulation events at the input queue, each accumulation event representing the reception of an incoming data portion into the input queue while a previous data portion in the sequence is in the input queue; the adaptation controller being configured to control the encode parameters of the media encoder in dependence on the accumulation parameter.Type: GrantFiled: December 12, 2014Date of Patent: June 20, 2017Assignee: Imagination Technologies LimitedInventors: Venu Annamraju, Harish Rajamani, Mallikarjuna Kamarthi
-
Patent number: 9628671Abstract: The front-end integrated circuit includes a first clock unit receiving a reference clock signal from an oscillator and generating a first clock signal, a first analog front end module receiving and processing a first broadcast signal using the first clock signal, a second clock unit receiving the reference clock signal and generating a second clock signal, and a second analog front end module receiving and processing a second broadcast signal using the second clock signal.Type: GrantFiled: December 13, 2012Date of Patent: April 18, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Ki Ho Lee, Hyung Woan Koo, Sang Ho Kim, Ho Jin Park
-
Patent number: 9445119Abstract: The present invention relates inter alia to a method for processing an encoded video sequence, said method comprising the steps of: —reconstructing the encoded video sequence and providing a plurality of neighboring pictures; —transforming each of said neighboring pictures or at least a coherent region of each neighboring picture into the coordinate system of a reference picture based on a motion model, and thereby generating a picture stack comprising transformed pictures; —combining the pixel amplitudes of corresponding pixels of said transformed pictures using a weighting function, to form a processed pixel amplitude for at least one image pixel of the reference picture; and —generating a processed picture based on said at least one processed pixel amplitude of said image pixel.Type: GrantFiled: October 28, 2010Date of Patent: September 13, 2016Assignee: VESTEL ELEKTRONIK SANAYI VE TICARET A.S.Inventors: Thomas Sikora, Andreas Krutz, Alexander Glantz
-
Patent number: 9389419Abstract: A near-to-eye (NTE) display system and method are provided for reducing artifact display in a NTE display that is worn, at least partially, on a viewer's head. The movement of the NTE display is sensed while displaying an image that comprises individual content frames on the NTE display. A characteristic of the individual content frames of the displayed image is varied based on the sensed movement.Type: GrantFiled: August 14, 2008Date of Patent: July 12, 2016Assignee: HONEYWELL INTERNATIONAL INC.Inventor: Andrei Cernasov
-
Patent number: 9001275Abstract: HDMI is a digital audio and video communications protocol commonly used in consumer electronics. HDMI is particularly synonymous with high fidelity audio and video. Even though HDMI is a digital communications protocol, the audio quality can be impaired by analog signal impairments and distortions even if there are no digital decoding errors. In particular, the very process by which the audio is converted from Digital (HDMI) to human audible “Analog Audio” can be prone to errors. This occurs when the Digital to Analog Converter (DAC) clock, which is derived from the HDMI TMDS clock or HDMI source, is “distorted” due to its jitter, resulting in erroneous sampling or outputting of vital audio samples, thereby reducing the audio quality of the experience. The present invention reduces the jitter on the TMDS clock, and hence the audio DAC clock, resulting in lower audio distortion.Type: GrantFiled: November 19, 2013Date of Patent: April 7, 2015Inventors: Andrew Joo Kim, David Anthony Stelliga
-
Patent number: 8941780Abstract: A mechanism for facilitating dynamic phase detection with high jitter tolerance for images of media streams is described. In one embodiment, a method includes calculating stability optimization of an image of a media stream based on a plurality of pixels of two or more consecutive frames relating to a plurality of phases of the image, calculating sharpness optimization of the image, and selecting a best phase of the plurality of phases based on the stability and sharpness optimization of the image. The best phase may represent the image such that the image is displayed in a manner in accordance with human vision perceptions.Type: GrantFiled: January 22, 2013Date of Patent: January 27, 2015Assignee: Silicon Image, Inc.Inventors: Jiong Huang, Yuan Chen, Tieshan Liu, Lianghai Li, Bing Zhang, Jian Zhu
-
Publication number: 20140362291Abstract: Method, apparatus and computer program product for processing a video signal, the video signal comprising a plurality of frames, wherein the frames of the video signal are received at a jitter buffer, and the frames are output from the jitter buffer at a variable output rate to account for jitter in the received frames. Variations in the output rate are controlled in dependence upon the visual information content of the video signal, the visual information content of the video signal being the portion of the video signal that is to be displayed when the video signal is played out.Type: ApplicationFiled: August 25, 2014Publication date: December 11, 2014Inventors: Jan Plasberg, Andrei Jefremov
-
Patent number: 8902360Abstract: A method for detecting a video signal that represents an image sequence and exhibits linewise repeated video data comprises selecting a plurality of line groups each having a first, a second and a third line, which originate from two consecutive fields in the case of a field sequence and from one field in the case of a frame sequence. The method determines for each line group a first line-distance measure for a difference between video contents of the first and second lines and a second line-distance measure for a difference between video contents of the second and third lines. The method then interprets the first and second line-distance measures with regard to the presence of a significant difference between these line-distance measures.Type: GrantFiled: April 7, 2008Date of Patent: December 2, 2014Assignee: Entropic Communications, Inc.Inventors: Marko Hahn, Christian Tuschen, Günter Scheffler, Markus Schu
-
Patent number: 8873590Abstract: A jitter correction method of a transmitting device, a jitter correction method of a receiving device, a transmitting device, and a receiving device are provided. The jitter correction method of the transmitting device includes: determining a time stamp of a video frame; determining a transfer time of an real-time transport protocol (RTP) packet that includes at least a part of the video frame as a payload; generating the RTP packet including the time stamp and the transfer time; and transmitting the RTP packet to a receiving device.Type: GrantFiled: September 15, 2010Date of Patent: October 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-kee Kim, Tae-sung Park, Gil-yoon Kim, Dae-hyung Kwon, Do-young Joung, Chun-bae Park, Ji-wan Song
-
Patent number: 8854964Abstract: Method and apparatus for determining a transport bit rate for a multiprogram transport stream (MPTS) is described. In one example, a plurality of transport bit rates is computed for a respective plurality of programs in the MPTS. A highest transport bit rate and a lowest transport bit rate are selected from the plurality of transport bit rates. An average transport bit rate is computed from the highest transport bit rate and the lowest transport bit rate. The average transport bit rate is provided as an initial transport bit rate for the MPTS. Jitter in the MPTS may be compensated using the initial transport bit rate.Type: GrantFiled: December 14, 2007Date of Patent: October 7, 2014Assignee: General Instrument CorporationInventor: Vincent C. Liu
-
Patent number: 8842220Abstract: This invention enables, for example, reduction of motion blur in a hold-type display device and reduce flicker in an impulse-type display device by a simple process. For this purpose, an LPF filters a frame of input image data (A[i]) to generate low-frequency image data (L). A subtractor and an adder generate high-frequency image data (SH). Another adder adds the low-frequency image data (L) from a delay circuit to subsequent low-frequency image data. A divider halves the sum to generate low-frequency averaged image data (SL). A switch alternately outputs the high-frequency image data (SH) and the low-frequency image data (SL) every time a frame of image data is input. As a result, the apparatus of this invention can generate output image data having a frame rate twice that of the input image data.Type: GrantFiled: March 12, 2013Date of Patent: September 23, 2014Assignee: Canon Kabushiki KaishaInventor: Kiwamu Kobayashi
-
Patent number: 8836861Abstract: Method, apparatus and computer program product for processing a video signal, the video signal comprising a plurality of frames, wherein the frames of the video signal are received at a jitter buffer, and the frames are output from the jitter buffer at a variable output rate to account for jitter in the received frames. Variations in the output rate are controlled in dependence upon the visual information content of the video signal, the visual information content of the video signal being the portion of the video signal that is to be displayed when the video signal is played out.Type: GrantFiled: December 28, 2011Date of Patent: September 16, 2014Assignee: SkypeInventors: Jan Plasberg, Andrei Jefremov
-
Patent number: 8786774Abstract: A first quantization unit quantizes data of each pixel constituting a first frame data by a first logical formula to generate a second frame data with a predetermined number of lower bits deleted. A delay memory temporarily holds the second frame data and outputs third frame data. Interpolation unit generates interpolated frame data located between adjacent frames in the second frame data by using the second frame data and the third frame data. A second quantization unit quantizes data of each pixel constituting the first frame data by a second logical formula different from the first logical formula to generate a fourth frame data with a predetermined number of lower bits deleted. A frame memory temporarily holds the fourth frame data and the interpolated frame data, and outputs the fourth frame data and the interpolated frame data alternately at a second frame rate higher than the first frame rate.Type: GrantFiled: February 13, 2013Date of Patent: July 22, 2014Assignee: JVC Kenwood CorporationInventor: Hideki Aiba
-
Publication number: 20140184907Abstract: A jitter-associated data generator is provided for generating data associated with jitter. The jitter-associated data generator comprises a first circuit, a second circuit, and a third circuit. The first circuit generates an output including frequency components in a first frequency band common to first and second jitter, from a received digital input, as digital data associated with first jitter. The second circuit generates an output including frequency components in a second frequency band corresponding to the difference between the first and second jitter, from the received input, as differential digital data. The third circuit generates an output including frequency components in a third frequency band including the first and second frequency bands, from the received first jitter-associated digital data and differential digital data, as digital data associated with the second jitter.Type: ApplicationFiled: December 24, 2013Publication date: July 3, 2014Applicant: Leader Electronics Corp.Inventor: Kensuke Yoshida
-
Patent number: 8743222Abstract: A method including receiving cropping information for a current video frame; capturing at a camera sensor the current video frame; performing a first crop of the current video frame using a first cropping window to form a cropped video frame, wherein the first cropping window has been dynamically adjusted in response to the received cropping information; and sending the cropped video frame for digital image stabilization.Type: GrantFiled: February 14, 2012Date of Patent: June 3, 2014Assignee: Nokia CorporationInventor: Matti Sakari Hamalainen
-
Patent number: 8737411Abstract: The present invention relates to the synchronizing of equipment, and more precisely to the transporting of synchronization signals via a communication network with a view to inter-synchronizing the equipment. The invention concerns a reference station able to deliver packets in a packet switching network to communication devices connected to the network. According to the invention, the reference station comprises means for inserting at least a temporal offset in said packets, wherein said temporal offset describes data delivery duration on a pre-determined path of said network. The invention relates also to a sending communication device and to a receiving communication device.Type: GrantFiled: April 23, 2009Date of Patent: May 27, 2014Assignee: GVBB Holdings S.A.R.L.Inventors: Patrick Hardy, Bruno Derrien, Bertrand Provost, Olivier Marlec, Hubert Prioul
-
Patent number: 8692939Abstract: A method of improving an image quality of a video signal, which is supplied on a frame-by-frame basis, includes extracting low frequency components from a video signal of an n-th frame, where n is a natural number excluding zero, subtracting the extracted low frequency components from a video signal of an (n+m)th frame to produce high frequency components, where no is a natural number excluding zero, and adding the produced high frequency components to the video signal of the (n+m)th frame. The extracted low frequency components include a horizontal component and a vertical component.Type: GrantFiled: June 1, 2012Date of Patent: April 8, 2014Assignee: NEC Viewtechnology, Ltd.Inventors: Michio Kobayashi, Reiichi Kobayashi
-
Publication number: 20130329130Abstract: An integrated system for adaptive equalization and jitter reduction of a video signal that includes an adaptive equalizer and a jitter cleaner located on one integrated circuit within a single package. An adaptive equalizer applies frequency specific signal modification to the received signal. A bit rate detector determines a bit rate of the video signal or the equalized signal. The jitter cleaner couples to the adaptive equalizer output and processes the equalized signal to reduce jitter in the equalized signal. A multiplexer receives the equalized signal and the jitter cleaner output and, responsive to a control signal, outputs either the equalized signal or the jitter cleaner output signal. A status monitor may optionally be included to compare the detected bit rate to a bit rate threshold, and a responsive to the comparing activate or deactivate the jitter cleaner and output either the equalized signal or jitter cleaner output.Type: ApplicationFiled: April 5, 2013Publication date: December 12, 2013Applicant: Mindspeed Technologies, Inc.Inventors: Atul Krishna Gupta, Ryan Suresh Latchman, Nicolas Alain Paul Nodenot
-
Patent number: 8605217Abstract: Displaying a stream of video data on a display device may be performed by decoding a portion of the video data to form a video frame. A queue time is determined when the video frame should be displayed. The queue time is adjusted by a margin time relative to a next display time to compensate for interrupt jitter, wherein the margin time is less than a period of time between periodic display time events and is larger than a specified interrupt jitter time. A software interrupt event is set to occur corresponding to the adjusted queue time. The video frame is queued in response to occurrence of the software interrupt. The queued video frame is transferred to a display buffer for the display device upon the occurrence of a next display time event after the occurrence of the software interrupt.Type: GrantFiled: November 14, 2012Date of Patent: December 10, 2013Assignee: Texas Instruments IncorporatedInventors: Philippe Lafon, Frederic Turgis, Nicole Chalhoub
-
Patent number: 8587721Abstract: A method and circuitry for processing a video signal corresponding to a source synchronous video broadcast which corresponds to a selected channel which is one of a plurality of channels of a broadcast spectrum. In one aspect, the method includes generating digitized data of the video signal, which corresponds to the source synchronous video broadcast, using a local clock signal having a frequency which is different from the frequency of the source clock of the video broadcast; generating video data using the digitized data of the video signal; generating formatted video data blocks by arranging the video data into one or more lines or frames of video data; generating temporal reference signals wherein each temporal reference signal is associated with at least one formatted video data block.Type: GrantFiled: August 4, 2010Date of Patent: November 19, 2013Assignee: Telegent Systems, Inc.Inventor: Samuel Sheng
-
Publication number: 20130278825Abstract: Systems, devices and methods are described including specifying a jitter response control parameter, receiving multiple timestamp pairs. A maximum jitter of the timestamp pairs may be determined along with an elapsed time, and a clock frequency may be adjusted if the maximum jitter is less than the elapsed time divided by the jitter response control parameter. The jitter response control parameter may be adjusted in response to changes in die jitter of the input A/V signal. Further, one or more Proportional-Integral-Derivative (PID) controller coefficients may be adjusted in response to the evaluated jitter of the timestamp pairs.Type: ApplicationFiled: September 27, 2011Publication date: October 24, 2013Inventor: Pat Brouillette
-
Patent number: 8564724Abstract: A method of noise filtering of a digital video sequence to reduce ghosting artifacts, the method including computing motion values for pixels in a frame of the digital video sequence based on a reference frame, computing blending factors for the pixels based on the motion values, generating filtered output pixel values by applying the blending factors to corresponding pixel values in the reference frame and the frame, wherein selected filtered output pixel values are converged toward corresponding pixel values in the frame to reduce ghosting artifacts, and outputting the filtered frame.Type: GrantFiled: April 4, 2010Date of Patent: October 22, 2013Assignee: Texas Instruments IncorporatedInventors: Wei Hong, Harmeet Singh
-
Publication number: 20130229574Abstract: Various methods and systems are provided for transmission variable delay and jitter indication. In one example, a method includes determining a variable delay reference (VDR) corresponding to an instantaneous jitter between an idealized transmission time associated with a packet for transmission in a transmission stream and an actual transmission time of the packet and providing the VDR to a receiver in a sub-header of the packet. In another example, a transmitter includes a MAC configured to include a VDR in a sub-header of a packet for transmission in a transmission stream and a PHY configured to transmit the packet including the VDR in the transmission stream. In another example, a method includes receiving a packet in a transmission stream; extracting a program clock reference (PCR) and a VDR from the packet information; and controlling timing of processing of the packet based upon the PCR and VDR.Type: ApplicationFiled: February 26, 2013Publication date: September 5, 2013Applicant: Broadcom CorporationInventor: Alexander MacInnis
-
Patent number: 8514329Abstract: A method is disclosed for estimating jitter in an MPEG receiver. An MPEG transport stream is received, including a plurality of packets. At least one of the plurality of packets includes a program clock reference (PCR) value. For each PCR value received, a current packet delay is calculated by subtracting a system time clock (STC) value of the MPEG receiver from the PCR value. If the current packet delay is greater than an upper boundary value or less than a lower boundary value, one or more of an upper and a lower boundary impact density is updated, and based on a comparison of the upper boundary impact density to the lower boundary impact density, one or more of the upper boundary value and the lower boundary value is updated. A current jitter value is calculated using the difference between the upper and the lower boundary value.Type: GrantFiled: May 31, 2011Date of Patent: August 20, 2013Assignee: Motorola Mobility LLCInventors: Anton Gomez, Yari Adan Petralanda
-
Patent number: 8488058Abstract: A method for setting a frame rate conversion (FRC) and a display apparatus using the same are provided. According to a method for setting FRC, an FRC level is received from a user; and a motion estimation and motion compensation level when performing FRC is set according to the input FRC level. Therefore, a user may set the FRC level according to the user's preference.Type: GrantFiled: May 26, 2009Date of Patent: July 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jeong-woo Kang
-
Patent number: 8452119Abstract: The present invention provides an image processing device and an image display system achieving image quality improvement in moving picture by suppressing a motion blur in a hold-type display device, while maintaining low cost. The image processing device processes image data provided from outside and outputting the image data to a hold type display device. The image processing device includes a correction processing section performing a correction process to correct a pixel value in the image data for each pixel through performing a spatial LPF (low pass filter) process on the image data in a frame to be displayed in the display device according to a magnitude of a motion vector in the image data, the spatial LPF process allowing a slope of a changing edge portion in the image data to be more gentle.Type: GrantFiled: December 15, 2009Date of Patent: May 28, 2013Assignee: Sony CorporationInventors: Kenji Arashima, Tomoya Yano, Toru Nishi
-
Patent number: 8436938Abstract: A device is described for receiving data transmitted using asynchronous data transmission technology, in particular audio and video data, which receives a clock signal, having a memory device (17), which stores the received data for the required period of time in order to compensate for transmission delays (Cell Delay Variation). The clock signal is sent to the memory device (17) for reading out the data. Furthermore, a method is described for receiving data signals using asynchronous data transfer technology, with the received data signals being temporarily stored and read out at the studio clock rate.Type: GrantFiled: May 26, 1998Date of Patent: May 7, 2013Assignee: Deutsche Telekom AGInventors: Ulf Assmus, Michael Roth
-
Patent number: 8421917Abstract: This invention enables, for example, reduction of motion blur in a hold-type display device and reduce flicker in an impulse-type display device by a simple process. For this purpose, an LPF filters a frame of input image data (A[i]) to generate low-frequency image data (L). A subtractor and an adder generate high-frequency image data (SH). Another adder adds the low-frequency image data (L) from a delay circuit to subsequent low-frequency image data. A divider halves the sum to generate low-frequency averaged image data (SL). A switch alternately outputs the high-frequency image data (SH) and the low-frequency image data (SL) every time a frame of image data is input. As a result, the apparatus of this invention can generate output image data having a frame rate twice that of the input image data.Type: GrantFiled: August 6, 2008Date of Patent: April 16, 2013Assignee: Canon Kabushiki KaishaInventor: Kiwamu Kobayashi
-
Patent number: 8379149Abstract: A display apparatus includes a signal input unit through which an image signal is input, the image signal comprising a synchronization signal and an active signal; an adjustment signal generating unit that generates an adjustment signal; a signal processing unit that receives the adjustment signal and adjusts the image signal based on the received adjustment signal; and a controller which analyzes the input signal and controls the adjustment signal generating unit to change characteristics of the adjustment signal if the adjustment signal does not lie within a blanking interval between the synchronization signal and the active signal. With this configuration, even when an image signal having a reduced blanking interval between the synchronization signal and the active signal is input, the adjustment signal can be generated within the blanking interval of the image signal, not within the active signal interval.Type: GrantFiled: October 3, 2007Date of Patent: February 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Joo-hee Jeon
-
Patent number: 8363651Abstract: The present invention relates to the domain of video equipment. It concerns more specifically a transmission device able to transmit packets, said device comprising the means to extract image ticks from a synchronisation signal, the means to initialise an image counter from said image ticks, the means to initialise a CPT_PCR counter every “m” passage through zero of the image counter, CPT_PCR producing counting ramps CSE_PCR with a range M, the means to sample the counting ramps CSE_PCR every Tech period, where Tech is from a time base synchronised on all the stations of said network, and the means to transmit packets comprising a PCRe sample of the CSE_PCR counting ramp. According to the invention, it also comprises the means to insert in the packet:—an Num index identifying the CSE_PCR counting ramp from which the PCRe sample is realised, and—a time label Datejnit indicating a CSE_PCR counting ramp timestamp passage through a reference value PCR_REF comprised between 0 and M-1.Type: GrantFiled: April 21, 2009Date of Patent: January 29, 2013Assignee: Thomson LicensingInventors: Thierry Tapie, Serge Defrance, Pierrick Jouet
-
Patent number: 8363971Abstract: A composition unit generates a composite image by compositing a frame image of interest and a processed image obtained by applying minimum value filtering processing to the frame image of interest. An LPF processor generates a low frequency component image by applying low-pass filtering processing to the composite image. A difference detector generates a difference image between the frame image of interest and the low frequency component image, and an adder generates a high frequency component image by adding the difference image to the frame image of interest. The composition unit executes composition processing using a minimum composite ratio a so that all pixel values which configure a region in the high frequency component image corresponding to a steep edge region in the composite image are equal to or larger than zero.Type: GrantFiled: June 3, 2010Date of Patent: January 29, 2013Assignee: Canon Kabushiki KaishaInventor: Yousuke Sato
-
Patent number: 8358359Abstract: A system is described for reducing artifacts produced by a rolling shutter capture technique in the presence of high-frequency motion, e.g., produced by large accelerations or jitter. The system operates by computing low-frequency information based on the motion of points from one frame to the next. The system then uses the low-frequency information to infer the high-frequency motion, e.g., by treating the low-frequency information as known integrals of the unknown underlying high-frequency information. The system then uses the high-frequency information to reduce the presence of artifacts. In effect, the correction aims to re-render video information as though all the pixels in each frame were imaged at the same time using a global shutter technique. An auto-calibration module can estimate the value of a capture parameter, which relates to a time interval between the capture of two subsequent rows of video information.Type: GrantFiled: January 21, 2010Date of Patent: January 22, 2013Assignee: Microsoft CorporationInventors: Simon J. Baker, Eric P. Bennett, Sing Bing Kang, Richard Szeliski
-
Publication number: 20120169929Abstract: Method, apparatus and computer program product for processing a video signal, the video signal comprising a plurality of frames, wherein the frames of the video signal are received at a jitter buffer, and the frames are output from the jitter buffer at a variable output rate to account for jitter in the received frames. Variations in the output rate are controlled in dependence upon the visual information content of the video signal, the visual information content of the video signal being the portion of the video signal that is to be displayed when the video signal is played out.Type: ApplicationFiled: December 28, 2011Publication date: July 5, 2012Inventors: Jan Plasberg, Andrei Jefremov
-
Patent number: 8208067Abstract: A method includes receiving a digital video segment simulating motion at one speed, the frames in the segment spaced at a uniform time interval. The method further includes receiving a desired speed of motion, determining the appropriate uniform time interval corresponding to the desired speed, and generating a frame sequence simulating the motion at the desired speed, the frames in the generated sequence spaced at the determined appropriate uniform time interval. If the generated frame sequence includes a frame from the original segment, then only frames from the original segment are included in the generated frame sequence, and if the generated frame sequence includes an interpolated frame then only interpolated frames are included in the generated frame sequence.Type: GrantFiled: July 11, 2007Date of Patent: June 26, 2012Assignee: Adobe Systems IncorporatedInventors: Harshdeep Singh, Samreen Dhillon
-
Patent number: 8174624Abstract: An apparatus outputs an image signal for each frame, divides a frame into sub-frames, acquires a first signal of high frequency components and a second signal of low frequency components of a sub-frame, and generates a third signal by multiplying the second signal by K. If a fourth signal obtained by adding the third signal to the first signal falls within a predetermined range, the apparatus outputs the third signal, whereas if the fourth signal includes a portion exceeding the range, the apparatus outputs a signal obtained by correcting the third signal. The apparatus also generates a composition signal of the output signal and the first signal and a fifth signal by multiplying the third signal by a correction amount y of the third signal. As a sub-frame of interest, either the composition signal or the fifth signal is output.Type: GrantFiled: March 16, 2010Date of Patent: May 8, 2012Assignee: Canon Kabushiki KaishaInventor: Yukihiko Sakashita
-
Patent number: 8175147Abstract: Video encoding (such as H.263, MPEG-4, H.264/AVC) modifies TMN5-type rate control frame skipping and quantization parameter updating according to buffer fullness levels with I-frame initial quantization parameter values depend upon quantization parameter value of prior P-frames but also has within I-frame prediction and parameter increase to avoid excessive bits. And variable input frame rate is accommodated by adjusting buffer fullness measures. The quantization also applies to image compression.Type: GrantFiled: August 3, 2006Date of Patent: May 8, 2012Assignee: Texas Instruments IncorporatedInventors: Jennifer L. H. Webb, Sreenivas Kothandaraman
-
Patent number: 8164601Abstract: A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video input, and graphics input. The chip includes a single polyphase filter that preferably provides both anti-flutter filtering and scaling of graphics. Anti-flutter filtering may help reduce display flicker due to the interlaced nature of television displays. The scaling of graphics may be used to convert the normally square pixel aspect ratio of graphics to the normally rectangular pixel aspect ratio of video.Type: GrantFiled: November 23, 2010Date of Patent: April 24, 2012Assignee: Broadcom CorporationInventors: Alexander G. MacInnis, Chengfuh Jeffrey Tang, Xiaodong Xie, James T. Patterson, Greg A. Kranawetter