Mesa Or Stacked Emitter Patents (Class 438/343)
-
Patent number: 11195940Abstract: This disclosure provides a high-voltage terahertz strained SiGe/InGaP heterojunction bipolar transistor and a preparation method thereof. An InGaP material has characteristics of a high carrier mobility of the InP material and a forbidden band width of the GaP material, so that the present disclosure employs the N-type In1-xGaxP layer as the collector to improve the frequency and power characteristics of the device, and realize the system integration of terahertz band chips. Further, the present disclosure utilizes the characteristics of the above materials and takes an advantages of “energy band engineering”, uses the In1-xGaxP (x=0-1) is used as the material of the collector of the SiGe-HBT, the composition molar ratio X of In and Ga is appropriately selected, such that the materials SiGe of the collector and the sub-collector have the same lattice constant, so as to effectively improve interface characteristics of InGaP and SiGe materials.Type: GrantFiled: November 16, 2020Date of Patent: December 7, 2021Assignee: Yanshan UniversityInventors: Chunyu Zhou, Zuowei Li, Guanyu Wang, Xin Geng
-
Patent number: 9318623Abstract: An electronic device includes a drift region, a Schottky contact on a surface of the drift region, and an edge termination structure in the drift region adjacent the Schottky contact. The edge termination structure includes a recessed region that is recessed from the surface of the drift region by a distance d that may be about 0.5 microns.Type: GrantFiled: April 5, 2011Date of Patent: April 19, 2016Assignee: Cree, Inc.Inventors: Qingchun Zhang, Jason Henning
-
Patent number: 9246020Abstract: An electronic device includes a drift region, a Schottky contact on a surface of the drift region, and an edge termination structure in the drift region adjacent the Schottky contact. The edge termination structure includes a recessed region that is recessed from the surface of the drift region by a distance d that may be about 0.5 microns.Type: GrantFiled: April 5, 2011Date of Patent: January 26, 2016Assignee: Cree, Inc.Inventors: Qingchun Zhang, Jason Henning
-
Patent number: 9058992Abstract: A structure includes a fin having first end and second ends and a substantially intrinsic portion between the first and second ends. The structure further includes a first region of doped semiconductor material disposed on the first end of the fin and a second region of doped semiconductor material disposed on the second end of the fin. The first region has one of the same doping polarity or an opposite doping polarity as the second region. The structure also includes a third region of doped semiconductor material disposed on the intermediate portion of the fin adjacent to the first region and the second region. The third region has a doping polarity that differs from the doping polarity of at least one of the first and second regions and forms a p-n junction with the at least one of the first and second regions.Type: GrantFiled: August 16, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9032613Abstract: A method for making a circuit board includes separating a plurality of versatile circuit boards from a collective board by cutting a connecting portion of the collective board, the plurality of versatile circuit boards being connected each other via the connecting portion, and cutting a part of a wiring formed on each of the plurality of versatile circuit boards to produce the circuit board. The cutting of the part of the wiring is conducted within the separating of the plurality of versatile circuit boards.Type: GrantFiled: June 22, 2011Date of Patent: May 19, 2015Assignee: KABUSHIKI KAISHA TOKAI RIKA DENKI SEISAKUSHOInventor: Naohiro Fukaya
-
Patent number: 9035466Abstract: The present invention provides a dicing tape-integrated film for semiconductor back surface, which includes: a dicing tape including a base material and a pressure-sensitive adhesive layer provided on the base material; and a film for flip chip type semiconductor back surface provided on the pressure-sensitive adhesive layer, in which the film for flip chip type semiconductor back surface contains a black pigment.Type: GrantFiled: December 22, 2010Date of Patent: May 19, 2015Assignee: NITTO DENKO CORPORATIONInventors: Naohide Takamoto, Takeshi Matsumura, Goji Shiga
-
Patent number: 9018681Abstract: Consistent with an example embodiment, there is method of manufacturing a bipolar transistor comprising providing a substrate including an active region; depositing a layer stack; forming a base window over the active region in said layer stack; forming at least one pillar in the base window, wherein a part of the pillar is resistant to polishing; depositing an emitter material over the resultant structure, thereby filling said base window; and planarizing the deposited emitter material by polishing. Consistent with another example embodiment, a bipolar transistor may be manufactured according to the afore-mentioned method.Type: GrantFiled: November 22, 2011Date of Patent: April 28, 2015Assignee: NXP B.V.Inventors: Evelyne Gridelet, Tony Vanhoucke, Johannes Josephus Theodorus Marinus Donkers, Hans Mertens, Blandine Duriez
-
Publication number: 20150024570Abstract: Bipolar transistor structures, methods of designing and fabricating bipolar transistors, methods of designing circuits having bipolar transistors. The method of designing the bipolar transistor includes: selecting an initial design of a bipolar transistor; scaling the initial design of the bipolar transistor to generate a scaled design of the bipolar transistor; determining if stress compensation of the scaled design of the bipolar transistor is required based on dimensions of an emitter of the bipolar transistor after the scaling; and if stress compensation of the scaled design of the bipolar transistor is required then adjusting a layout of a trench isolation layout level of the scaled design relative to a layout of an emitter layout level of the scaled design to generate a stress compensated scaled design of the bipolar transistor.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Alvin J. Joseph, Ramana M. Malladi, James A. Slinkman
-
Patent number: 8912071Abstract: A method for fabricating a photovoltaic device includes forming a patterned layer on a doped emitter portion of the photovoltaic device, the patterned layer including openings that expose areas of the doped emitter portion and growing an epitaxial layer over the patterned layer such that a crystalline phase grows in contact with the doped emitter portion and a non-crystalline phase grows in contact with the patterned layer. The non-crystalline phase is removed from the patterned layer. Conductive contacts are formed on the epitaxial layer in the openings to form a contact area for the photovoltaic device.Type: GrantFiled: December 6, 2012Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Bahman Hekmatshoartabari, Ali Khakifirooz, Devendra K. Sadana, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 8901713Abstract: A structure is provided in which the back gate regions are physically separated from one another as opposed to using reversed biased pn junction diodes. In the present disclosure, the back gate regions can be formed first through a buried dielectric material of an extremely thin semiconductor-on-insulator (ETSOI) substrate. After dopant activation, standard device fabrication processes can be performed. A semiconductor base layer portion of the ETSOI substrate can then be removed from the original ETSOI to expose a surface of the back gates.Type: GrantFiled: November 15, 2012Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Bahman Hekmatshoartabari, Ali Khakifirooz, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 8871601Abstract: Embodiments of the present invention include diffusion barriers, methods for forming the barriers, and semiconductor devices utilizing the barriers. The diffusion barrier comprises a self-assembled monolayer (SAM) on a semiconductor substrate, where one surface of the SAM is disposed in contact with and covalently bonded to the semiconductor substrate, and one surface of the monolayer is disposed in contact with and covalently bonded to a metal layer. In some embodiments, the barrier comprises an assembly of one or more monomeric subunits of the following structure: Si—(CnHy)-(LM)m where n is from 1 to 20, y is from 2n?2 to 2n, m is 1 to 3, L is a Group VI element, and M is a metal, such as copper. In some embodiments, (CnHy) can be branched, crosslinked, or cyclic.Type: GrantFiled: December 27, 2012Date of Patent: October 28, 2014Assignee: Intermolecular, Inc.Inventors: Xuena Zhang, Mankoo Lee, Dipankar Pramanik
-
Patent number: 8841750Abstract: Aspects of the invention provide for a bipolar transistor of a self-aligned emitter. In one embodiment, the invention provides a method of forming local wiring for a bipolar transistor with a self-aligned sacrificial emitter, including: performing an etch to remove the sacrificial emitter to form an emitter opening between two nitride spacers; depositing an in-situ doped emitter into the emitter opening; performing a recess etch to partially remove a portion of the in-situ doped emitter; depositing a silicon dioxide layer over the recessed in-situ doped emitter; planarizing the silicon dioxide layer via chemical mechanical polishing; etching an emitter trench over the recessed in-situ doped emitter; and depositing tungsten and forming a tungsten wiring within the emitter trench via chemical mechanical polishing.Type: GrantFiled: July 18, 2012Date of Patent: September 23, 2014Assignee: International Business Machines CorporationInventors: David L. Harame, Zhong-Xiang He, Qizhi Liu
-
Publication number: 20140273390Abstract: Some embodiments include methods of forming BJTs. A first type doped region is formed within semiconductor material. First and second trenches are formed within the semiconductor material to pattern an array of pedestals, and the trenches are filled with electrically insulative material. An upper portion of the first type doped region is counter-doped to form a first stack having a second type doped region over a first type doped region, and an upper portion of the first stack is then counter-doped to form a second stack having a second type doped region between a pair of first type doped regions. Some embodiments include a BJT array. A base implant region is between a pair of emitter/collector implant regions. Electrically insulative material is adjacent the base implant region, and contains at least about 7×1016 atoms/cm3 of base implant region dopant.Type: ApplicationFiled: May 23, 2014Publication date: September 18, 2014Applicant: Micron Technology, Inc.Inventors: Federica Ottogalli, Luca Laurin
-
Patent number: 8753982Abstract: A method for producing a connection region on a side wall of a semiconductor body is disclosed. A first trench is produced on a first surface of a semiconductor body and extends into the semiconductor body. An insulation layer is formed on the side walls and on the bottom of the first trench, and the first trench is only partially filled. The unfilled part of the first trench is filled with an electrically conductive material. A separating trench is produced along the first trench in such a way that a side wall of the separating trench directly adjoins the first trench. The part of the insulation layer which adjoins the separating trench is at least partially removed, with the result that at least some of the electrically conductive material in the first trench is exposed.Type: GrantFiled: May 10, 2012Date of Patent: June 17, 2014Assignee: Infineon Technologies AGInventors: Carsten Ahrens, Berthold Schuderer, Stefan Willkofer
-
Publication number: 20140117493Abstract: Methods for fabricating a device structure, as well as device structures and design structures for a bipolar junction transistor. The device structure includes a collector region in a substrate, a plurality of isolation structures extending into the substrate and comprised of an electrical insulator, and an isolation region in the substrate. The isolation structures have a length and are arranged with a pitch transverse to the length such that each adjacent pair of the isolation structures is separated by a respective section of the substrate. The isolation region is laterally separated from at least one of the isolation structures by a first portion of the collector region. The isolation region laterally separates a second portion of the collector region from the first portion of the collector region. The device structure further includes an intrinsic base on the second portion of the collector region and an emitter on the intrinsic base.Type: ApplicationFiled: October 26, 2012Publication date: May 1, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peng Cheng, Peter B. Gray, Vibhor Jain, Robert K. Leidy, Qizhi Liu
-
Patent number: 8703571Abstract: A method of forming a semiconductor device is provided. The method includes forming a first fin above a substrate, forming a first emitter region in a first portion of the first fin, forming a first collector region in a second portion of the first fin, and forming a first base region in a third portion of the first fin. The third portion of the first fin is disposed underneath a first gate electrode. The method further includes forming a second fin adjacent to the first fin and above the substrate. The second fin is composed of a semiconductor material. The method also includes forming a first base contact over the second fin. The first base contact is coupled to the first base region through the second fin, the substrate, and the first fin.Type: GrantFiled: June 27, 2012Date of Patent: April 22, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Yao Ke, Tao-Wen Chung, Shine Chung, Fu-Lung Hsueh
-
Patent number: 8698324Abstract: The present invention provides a dicing tape-integrated film for semiconductor back surface, which includes: a dicing tape including a base material and a pressure-sensitive adhesive layer provided on the base material; and a film for flip chip type semiconductor back surface provided on the pressure-sensitive adhesive layer, in which the film for flip chip type semiconductor back surface contains a black pigment.Type: GrantFiled: December 22, 2010Date of Patent: April 15, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura, Goji Shiga
-
Patent number: 8603883Abstract: Methods of fabricating bipolar junction transistors, bipolar junction transistors, and design structures for a bipolar junction transistor. A first portion of the intrinsic base layer is masked while a second portion of an intrinsic base layer is etched. As a consequence of the masking, the second portion of the intrinsic base layer is thinner than the first portion of the intrinsic base layer. An emitter and an extrinsic base layer are formed in respective contacting relationships with the first and second portions of the intrinsic base layer.Type: GrantFiled: November 16, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Peng Cheng, Qizhi Liu, Ljubo Radic
-
Publication number: 20130313571Abstract: A silicon carbide (SiC) bipolar junction transistor (BJT) and a method of manufacturing such a SiC BJT is provided. The SiC BJT can include a collector region having a first conductivity type, a base region having a second conductivity type opposite the first conductivity type, and an emitter region having the first conductivity type, the collector region, the base region and the emitter region being arranged as a stack. The emitter region defining an elevated structure defined at least in part by an outer sidewall on top of the stack. The base region having a portion capped by the emitter region and defining an intrinsic base region where the intrinsic base region includes a portion extending from the emitter region to the collector region. The SiC BJT can include a first shielding region and a second shield region each having the second conductivity type.Type: ApplicationFiled: July 9, 2013Publication date: November 28, 2013Applicant: Fairchild Semiconductor CorporationInventor: Andrei KONSTANTINOV
-
Patent number: 8574994Abstract: A heterojunction bipolar transistor is formed with an emitter electrode that comprises an emitter epitaxy underlying an emitter metal cap and that has horizontal dimensions that are substantially equal to the emitter metal cap.Type: GrantFiled: October 22, 2010Date of Patent: November 5, 2013Assignee: HRL Laboratories, LLCInventor: Charles H. Fields
-
Patent number: 8519443Abstract: The invention concerns a heterojunction bipolar transistor comprising a support, and epitaxially grown from said support, at least: one collecting, respectively emitting, layer; at least one base layer; and at least one emitting, respectively collecting, layer. The collecting, respectively emitting, layer comprises: at least one first undercoat contacted with said base layer, substantially of similar composition as said emitting, respectively collecting, layer; and at least one second undercoat on the side opposite said base layer relative to said first undercoat.Type: GrantFiled: July 18, 2006Date of Patent: August 27, 2013Assignees: Centre National de la Recherche Scientifique-CNRS, S.O.I. Tec Silicon on Insulator TechnologiesInventors: Jean-Luc Pelouard, Melania Lijadi, Christophe Dupuis, Fabrice Pardo, Philippe Bove
-
Patent number: 8497552Abstract: A semiconductor device may include a semiconductor buffer layer having a first conductivity type and a semiconductor mesa having the first conductivity type on a surface of the buffer layer. In addition, a current shifting region having a second conductivity type may be provided adjacent a corner between the semiconductor mesa and the semiconductor buffer layer, and the first and second conductivity types may be different conductivity types. Related methods are also discussed.Type: GrantFiled: July 30, 2009Date of Patent: July 30, 2013Assignee: Cree, Inc.Inventors: Qingchun Zhang, Anant K. Agarwal
-
Patent number: 8470625Abstract: A method of fabricating semiconductor light emitting device forms a laminated film by laminating an n-type nitride semiconductor layer, an active layer and a p-type nitride semiconductor layer in order on a uneven main surface of a first substrate, forms a plurality of first electrodes, on an upper surface of the p-type nitride semiconductor layer, forms a first metal layer to cover surfaces of the plurality of first electrodes and the p-type nitride semiconductor layer, forms a second metal layer on an upper surface of the second substrate, joins the first and second metal layers by facing the first and second substrates, cuts the first substrate or forming a groove on the first substrate along a border of the light emitting element from a surface side opposite to the first metal layer on the first substrate, and irradiates a laser toward areas of the light emitting devices from a surface side opposite to the first metal layer on the first substrate to peel off the first substrate.Type: GrantFiled: March 1, 2011Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kotaro Zaima, Toru Gotoda, Toshiyuki Oka, Shinya Nunoue
-
Publication number: 20130146894Abstract: The present disclosure relates to a bipolar junction transistor (BJT) structure that significantly reduces current crowding while improving the current gain relative to conventional BJTs. The BJT includes a collector, a base region, and an emitter. The base region is formed over the collector and includes at least one extrinsic base region and an intrinsic base region that extends above the at least one extrinsic base region to provide a mesa. The emitter is formed over the mesa. The BJT may be formed from various material systems, such as the silicon carbide (SiC) material system. In one embodiment, the emitter is formed over the mesa such that essentially none of the emitter is formed over the extrinsic base regions. Typically, but not necessarily, the intrinsic base region is directly laterally adjacent the at least one extrinsic base region.Type: ApplicationFiled: December 12, 2011Publication date: June 13, 2013Applicant: CREE, INC.Inventors: Lin Cheng, Anant K. Agarwal, Sei-Hyung Ryu
-
Patent number: 8460977Abstract: A method of forming an electronic device, including forming a preliminary buffer layer on a drift layer, forming a first layer on the preliminary buffer layer, selectively etching the first layer to form a first mesa that exposes a portion of the preliminary buffer layer, and selectively etching the exposed portion of the preliminary buffer layer to form a second mesa that covers a first portion of the drift layer, that exposes a second portion of the drift layer, and that includes a mesa step that protrudes from the first mesa. Dopants are selectively implanted into the drift layer adjacent the second mesa to form a junction termination region in the drift layer. Dopants are selectively implanted through a horizontal surface of the mesa step into a portion of the drift layer beneath the mesa step to form a buried junction extension in the drift layer.Type: GrantFiled: December 28, 2011Date of Patent: June 11, 2013Assignee: Cree, Inc.Inventors: Qingchun Zhang, Anant K. Agarwal
-
Patent number: 8431966Abstract: Methods for manufacturing a bipolar transistor semiconductor device are described, along with devices fabricated in accordance with the methods. The methods include the steps of forming a stack of layers over a semiconductor body comprising a window definition layer (18,38), a layer (20) of semiconductor material, a first insulating layer (22), and a second insulating layer (24) which is selectively etchable with respect to the first insulating layer. A trench (26) is then etched into the stack down to the window definition layer. The portion of the trench extending through the second insulating layer is widened to form a wider trench portion (28) therethrough. A window (36) is defined in the window definition layer which is aligned with the wider trench portion, and serves to define the base-collector or base-emitter junction in the finished device.Type: GrantFiled: May 11, 2009Date of Patent: April 30, 2013Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J. T. M. Donkers
-
Publication number: 20130087808Abstract: New designs for silicon carbide (SiC) bipolar junction transistors (BJTs) and new methods of manufacturing such SiC BJTs are provided. The SiC BJT can include a collector region, a base region, and an emitter region where the collector region, the base region, and the emitter region are arranged as a stack. The emitter region can form an elevated structure defined by outer sidewalls disposed on the stack. The base region can have a portion interfacing the emitter region and defining an intrinsic base region. The intrinsic base region can include a first portion laterally spaced away from the outer sidewalls of the emitter region by a second portion of the base region that has a dopant dose higher than a dopant dose of the first portion.Type: ApplicationFiled: November 28, 2012Publication date: April 11, 2013Applicant: FAIRCHILD SEMICONDUCTOR CORPORATIONInventor: Fairchild Semiconductor Corporation
-
Patent number: 8334581Abstract: A semiconductor device according to embodiments of the invention includes an n?-type drift region; a p-type base region formed selectively in the surface portion of the drift region; an n+-type emitter region and a p+-type body region, both formed selectively in the surface portion of base region; and an n-type shell region between the drift region and the base region, a shell region surrounding the entire region below base region. The shell region is doped more heavily than the drift region. The shell region contains an n-type impurity at an effective impurity amount of 8.0×1011 cm ?2 or smaller. A drift region exhibits a resistivity low enough to prevent the depletion layer expanding from collector region, formed on the back surface of the drift region, toward a shell region from reaching the shell region.Type: GrantFiled: December 22, 2010Date of Patent: December 18, 2012Assignee: Fuji Electric Co., Ltd.Inventor: Koh Yoshikawa
-
Patent number: 8294244Abstract: A semiconductor device comprises: a semiconductor substrate; a plurality of IGBT cells on the semiconductor substrate, each of the IGBT cells including a gate electrode and a first emitter electrode; a first gate wiring on the substrate and being connected to the gate electrode; an interlayer insulating film covering the first emitter electrode and the first gate wiring; and a second emitter electrode on the interlayer insulating film and being connected to the first emitter electrode through an opening of the interlayer insulating film, wherein the second emitter electrode extends above the first gate wiring via the interlayer insulating film.Type: GrantFiled: March 11, 2010Date of Patent: October 23, 2012Assignee: Mitsubishi Electric CorporationInventors: Kenji Suzuki, Yoshifumi Tomomatsu
-
Patent number: 8283749Abstract: Semiconductor devices with multiple floating guard ring edge termination structures and methods of fabricating same are disclosed. A method for fabricating guard rings in a semiconductor device that includes forming a mesa structure on a semiconductor layer stack, the semiconductor stack including two or more layers of semiconductor materials including a first layer and a second layer, said second layer being on top of said first layer, forming trenches for guard rings in the first layer outside a periphery of said mesa, and forming guard rings in the trenches. The top surfaces of said guard rings have a lower elevation than a top surface of said first layer.Type: GrantFiled: January 5, 2012Date of Patent: October 9, 2012Assignee: Northrop Grumman Systems CorporationInventor: John V. Veliadis
-
Publication number: 20120228611Abstract: Methods for fabricating bipolar junction transistors with self-aligned emitter and extrinsic base, bipolar junction transistors made by the methods, and design structures for a BiCMOS integrated circuit. The bipolar junction transistor is fabricated using a sacrificial emitter pedestal that provides a sacrificial mandrel promoting self-alignment between the emitter and the extrinsic base. The sacrificial emitter pedestal is subsequently removed to open an emitter window extending to the intrinsic base. An emitter is formed in the emitter window that lands on the intrinsic base.Type: ApplicationFiled: March 8, 2011Publication date: September 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin K. Chan, Erik M. Dahlstrom, Peter B. Gray, David L. Harame, Qizhi Liu
-
Patent number: 8236662Abstract: High performance bipolar transistors with raised extrinsic self-aligned base are integrated into a BiCMOS structure containing CMOS devices. By forming pad layers and raising the height of an intrinsic base layer relative to the source and drain of preexisting CMOS devices and by forming an extrinsic base through selective epitaxy, the effect of topographical variations is minimized during a lithographic patterning of the extrinsic base. Also, by not employing any chemical mechanical planarization process during the fabrication of the bipolar structures, complexity of process integration is reduced. Internal spacers or external spacers may be formed to isolate the base from the emitter. The pad layers, the intrinsic base layer, and the extrinsic base layer form a mesa structure with coincident outer sidewall surfaces.Type: GrantFiled: November 18, 2010Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Bradley A. Orner, Benjamin T. Voegeli
-
Patent number: 8216910Abstract: A wafer comprising at least one high Ft HBT and at least one high BVceo HBT having various collector profiles on a common III-V compound semiconductor based wafer. The N+ implant in the collector varies the collector profiles of individual HBTs on the wafer. The method for preparing the device comprises forming of HBT layers up to and including collector layer on non-silicon based substrate, performing ion implantation, annealing for implant activation, and forming remaining HBT layers.Type: GrantFiled: June 4, 2009Date of Patent: July 10, 2012Assignee: HRL Laboratories, LLCInventors: Mary Chen, Marko Sokolich
-
Patent number: 8217423Abstract: While embedded silicon germanium alloy and silicon carbon alloy provide many useful applications, especially for enhancing the mobility of MOSFETs through stress engineering, formation of alloyed silicide on these surfaces degrades device performance. The present invention provides structures and methods for providing unalloyed silicide on such silicon alloy surfaces placed on semiconductor substrates. This enables the formation of low resistance contacts for both mobility enhanced PFETs with embedded SiGe and mobility enhanced NFETs with embedded Si:C on the same semiconductor substrate. Furthermore, this invention provides methods for thick epitaxial silicon alloy, especially thick epitaxial Si:C alloy, above the level of the gate dielectric to increase the stress on the channel on the transistor devices.Type: GrantFiled: January 4, 2007Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Yaocheng Liu, Dureseti Chidambarrao, Oleg Gluschenkov, Judson R Holt, Renee T Mo, Kern Rim
-
Publication number: 20120132999Abstract: Consistent with an example embodiment, there is method of manufacturing a bipolar transistor comprising providing a substrate including an active region; depositing a layer stack; forming a base window over the active region in said layer stack; forming at least one pillar in the base window, wherein a part of the pillar is resistant to polishing; depositing an emitter material over the resultant structure, thereby filling said base window; and planarizing the deposited emitter material by polishing. Consistent with another example embodiment, a bipolar transistor may be manufactured according to the afore-mentioned method.Type: ApplicationFiled: November 22, 2011Publication date: May 31, 2012Applicant: NXP B.V.Inventors: Evelyne Gridelet, Tony Vanhoucke, Johannes Josephus Theodorus Marinus Donkers, Hans Mertens, Blandine Duriez
-
Patent number: 8178949Abstract: Bipolar semiconductor devices have a Zener voltage controlled very precisely in a wide range of Zener voltages (for example, from 10 to 500 V). A bipolar semiconductor device has a mesa structure and includes a silicon carbide single crystal substrate of a first conductivity type, a silicon carbide conductive layer of a first conductivity type, a highly doped layer of a second conductivity type and a silicon carbide conductive layer of a second conductivity type which substrate and conductive layers are laminated in the order named.Type: GrantFiled: January 31, 2008Date of Patent: May 15, 2012Assignees: The Kansai Electric Power Co., Inc., Central Research Institute of Electric Power IndustryInventors: Ryosuke Ishii, Koji Nakayama, Yoshitaka Sugawara, Hidekazu Tsuchida
-
Patent number: 8129818Abstract: The present invention is a power device includes, a first conductive type semiconductor substrate, a second conductive type base region formed on a surface of the semiconductor substrate, a second conductive type collector region formed on a rear surface of the semiconductor substrate, a first conductive type emitter region formed on a surface of the base region, a trench gate formed via a gate insulating film in a first trench groove formed in the base region so as to penetrate the emitter region, a dent formed in the base region in proximity to the emitter region, a second conductive type contact layer formed on an inner wall of the dent, having a higher dopant density than that of the base region, a dummy trench formed via a dummy trench insulating film in a second trench groove formed at a bottom of the dent, and an emitter electrode electrically connected to the emitter region, the contact layer and the dummy trench, wherein the trench gate and the dummy trench reach the semiconductor substrate.Type: GrantFiled: October 14, 2008Date of Patent: March 6, 2012Assignee: Mitsubishi Electric CorporationInventors: Shigeo Tooi, Tetsujiro Tsunoda
-
Publication number: 20120049327Abstract: The invention discloses a vertical parasitic PNP transistor in a BiCMOS process and manufacturing method of the same, wherein an active region is isolated by STIs. The transistor includes a collector region, a base region, an emitter region, pseudo buried layers, and N-type polysilicon. The pseudo buried layers, formed at the bottom of the STIs located on both sides of the collector region, extend laterally into the active region and contact with the collector region, whose electrodes are picked up through making deep-hole contacts in the STIs. The N-type polysilicon is formed on the base region and contacts with it, whose electrodes are picked up through making metal contacts on the N-type polysilicon. The transistors can be used as output devices in high-speed and high-gain circuits, efficiently reducing the transistors area, diminishing the collector resistance, and improving the transistors performance. The method can reduce the cost without additional technological conditions.Type: ApplicationFiled: August 29, 2011Publication date: March 1, 2012Inventors: Wensheng Qian, Donghua Liu, Jun Hua
-
Patent number: 8105911Abstract: Semiconductor devices with multiple floating guard ring edge termination structures and methods of fabricating same are disclosed. A method for fabricating guard rings in a semiconductor device that includes forming a mesa structure on a semiconductor layer stack, the semiconductor stack including two or more layers of semiconductor materials including a first layer and a second layer, said second layer being on top of said first layer, forming trenches for guard rings in the first layer outside a periphery of said mesa, and forming guard rings in the trenches. The top surfaces of said guard rings have a lower elevation than a top surface of said first layer.Type: GrantFiled: July 1, 2010Date of Patent: January 31, 2012Assignee: Northrop Grumman Systems CorporationInventor: John V. Veliadis
-
Publication number: 20110312146Abstract: This disclosure, in one aspect, provides a method of manufacturing a semiconductor device that includes forming a collector for a bipolar transistor within a semiconductor substrate, forming a base within the collector, forming a patterned isolation layer over the collector and base, forming an emitter layer over the patterned isolation layer, forming an isolation layer over the emitter layer, patterning the patterned isolation layer, the emitter layer and the isolation layer to form at least one emitter structure having an isolation region located on a sidewall thereof, and forming a buried contact in the collector to a depth sufficient to adequately contact the collector.Type: ApplicationFiled: August 31, 2011Publication date: December 22, 2011Inventors: Mark Dyson, Daniel C. Kerr, Nace M. Rossi
-
Patent number: 8080301Abstract: A sanitary hypo-allergenic latex-free disposable anti-fomitic device is provided. The anti-fomitic device comprises a sheet of a microorganism-impenetrable material comprising a first side and a second side, and a pressure-sensitive adhesive, such as, for example, a covering used in medical tape, covering at least a portion of the first side.Type: GrantFiled: December 20, 2007Date of Patent: December 20, 2011Inventors: Maureen Goodwin, Kathryn A. Trivelli, Catherine W. Mooney
-
Publication number: 20110278570Abstract: Bipolar transistor structures, methods of designing and fabricating bipolar transistors, methods of designing circuits having bipolar transistors. The method of designing the bipolar transistor includes: selecting an initial design of a bipolar transistor; scaling the initial design of the bipolar transistor to generate a scaled design of the bipolar transistor; determining if stress compensation of the scaled design of the bipolar transistor is required based on dimensions of an emitter of the bipolar transistor after the scaling; and if stress compensation of the scaled design of the bipolar transistor is required then adjusting a layout of a trench isolation layout level of the scaled design relative to a layout of an emitter layout level of the scaled design to generate a stress compensated scaled design of the bipolar transistor.Type: ApplicationFiled: August 1, 2011Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alvin Jose Joseph, Ramana Murty Malladi, James Albert Slinkman
-
Patent number: 7998770Abstract: A semiconductor light-emitting device with a new layer structure is disclosed, where the current leaking path is not caused to enhance the current injection efficiency within the active layer. The device provides a mesa structure containing active layer and a p-type lower cladding layer on a p-type substrate and a burying layer doped with iron (Fe) to bury the mesa structure, where the burying layer shows a semi-insulating characteristic. The device also provides an n-type blocking layer arranged so as to cover at least a portion of the p-type buffer lower within the mesa structure. The n-type blocking layer prevents the current leaking from the burying layer to the p-type buffer layer, and the semi-insulating burying layer that covers the rest portion of the mesa structure not covered by the n-type blocking layer prevents the current leaking from the n-type blocking layer to the n-type cladding layer within the mesa structure.Type: GrantFiled: May 16, 2008Date of Patent: August 16, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Atsushi Matsumura, Tomokazu Katsuyama
-
Publication number: 20110062548Abstract: High performance bipolar transistors with raised extrinsic self-aligned base are integrated into a BiCMOS structure containing CMOS devices. By forming pad layers and raising the height of an intrinsic base layer relative to the source and drain of preexisting CMOS devices and by forming an extrinsic base through selective epitaxy, the effect of topographical variations is minimized during a lithographic patterning of the extrinsic base. Also, by not employing any chemical mechanical planarization process during the fabrication of the bipolar structures, complexity of process integration is reduced. Internal spacers or external spacers may be formed to isolate the base from the emitter. The pad layers, the intrinsic base layer, and the extrinsic base layer form a mesa structure with coincident outer sidewall surfaces.Type: ApplicationFiled: November 18, 2010Publication date: March 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Natalie B. Feilchenfeld, Bradley A. Orner, Benjamin T. Voegeli
-
Patent number: 7875523Abstract: A heterojunction bipolar transistor is formed with an emitter electrode that comprises an emitter epitaxy underlying an emitter metal cap and that has horizontal dimensions that are substantially equal to the emitter metal cap.Type: GrantFiled: June 16, 2005Date of Patent: January 25, 2011Assignee: HRL Laboratories, LLCInventor: Charles H. Fields
-
Patent number: 7846806Abstract: A system and method are disclosed for providing a self aligned silicon germanium (SiGe) heterojunction bipolar transistor using a mesa emitter-base architecture. The transistor of the present invention comprises a non-selective epitaxial growth (NSEG) collector, an NSEG base, an NSEG emitter and a raised external base that is formed by the selective epitaxial growth (SEG) of a doped polysilicon layer.Type: GrantFiled: May 25, 2007Date of Patent: December 7, 2010Assignee: National Semiconductor CorporationInventors: Jamal Ramdani, Mingwei Xu
-
Patent number: 7838375Abstract: A system and method are disclosed for providing an improved polyemit module for a self aligned heterojunction bipolar transistor architecture. The polyemit module of the transistor of the present invention is formed using a double layer deposition process. In the double layer deposition process, the first layer is a layer of emitter polysilicon and the second layer is a sacrificial layer of silicon germanium (SiGe). The shape and thickness of the emitter polysilicon layer of the polyemit module provides (1) a reduction in the overall resistance of the emitter and (2) an increase in the contact area between the emitter polysilicon layer and a contact structure that is more than three times the contact area that is provided in prior art polyemit modules.Type: GrantFiled: May 25, 2007Date of Patent: November 23, 2010Assignee: National Semiconductor CorporationInventors: Mingwei Xu, Jamal Ramdani
-
Patent number: 7838377Abstract: A bipolar junction transistor includes a collector having a first conductivity type, a drift layer having the first conductivity type on the collector, a base layer on the drift layer and having a second conductivity type opposite the first conductivity type, a lightly doped buffer layer having the first conductivity type on the base layer and forming a p-n junction with the base layer, and an emitter mesa having the first conductivity type on the buffer layer and having a sidewall. The buffer layer includes a mesa step adjacent to and spaced laterally apart from the sidewall of the emitter mesa, and a first thickness of the buffer layer beneath the emitter mesa is greater than a second thickness of the buffer layer outside the mesa step.Type: GrantFiled: September 9, 2008Date of Patent: November 23, 2010Assignee: Cree, Inc.Inventors: Qingchun Zhang, Anant K. Agarwal
-
Publication number: 20100264427Abstract: Semiconductor devices with multiple floating guard ring edge termination structures and methods of fabricating same are disclosed. A method for fabricating guard rings in a semiconductor device that includes forming a mesa structure on a semiconductor layer stack, the semiconductor stack including two or more layers of semiconductor materials including a first layer and a second layer, said second layer being on top of said first layer, forming trenches for guard rings in the first layer outside a periphery of said mesa, and forming guard rings in the trenches. The top surfaces of said guard rings have a lower elevation than a top surface of said first layer.Type: ApplicationFiled: July 1, 2010Publication date: October 21, 2010Applicant: Northrop Grumman Systems CorporationInventor: John V. Veliadis
-
Patent number: 7781295Abstract: A system and method is disclosed for manufacturing a bipolar junction transistor that comprises an emitter/base layer that is formed by a single deposition process. In one advantageous embodiment of the invention the emitter/base layer comprises an emitter layer that comprises an epitaxially grown mono-silicon emitter. The epitaxially grown mono-silicon emitter significantly reduces the electrical resistivity of the emitter. A non-dopant impurity such as germanium is added to the base layer to endpoint a dry plasma etch process that is applied to etch the emitter/base layer.Type: GrantFiled: July 13, 2006Date of Patent: August 24, 2010Assignee: National Semiconductor CorporationInventors: Jamal Ramdani, Craig Printy, Steven J. Adler, Andre P. Labonte