Recessed Oxide By Localized Oxidation (i.e., Locos) Patents (Class 438/362)
-
Patent number: 6001709Abstract: A modified LOCOS isolation process for semiconductor devices is disclosed. First, a shielding layer is formed overlying a semiconductor substrate. The shielding layer is then patterned to form an opening that exposes a portion of the semiconductor substrate for forming a device isolation region. Next, oxygen ions are implanted with a tilt angle into the semiconductor substrate to form a doped region extending to the area under the margin of the shielding layer. A thermal oxidation process is then performed to form a field oxide layer on the semiconductor substrate. Since the oxidation rate of the area under the margin of the shielding layer is increased by the implanted oxygen ions, the bird's beak effect shown in conventional LOCOS process can be eliminated. After that, the shielding layer is removed to complete the fabricating process of this invention.Type: GrantFiled: April 20, 1998Date of Patent: December 14, 1999Assignee: Nanya Technology CorporationInventors: Da-Zen Chuang, Yi-Yu Shi, Po-Sheng Chang
-
Patent number: 6001700Abstract: A method for making self-aligned sub-micrometer bipolar transistors and FETs on a substrate for BiFET and BiCMOS circuits was achieved using a novel LOCOS structure as a self-aligned implant mask. This LOCOS structure uses a silicon nitride mask comprised of stripes with well defined widths and spacings to form a punchthrough oxide mask of varying thicknesses over the emitter, base, and collector of the bipolar transistor, while providing a thick field oxide elsewhere on the substrate. The oxide mask serves as a self-aligned implant mask for implanting the emitter, base, and collector of the bipolar transistor. The nitride mask can be patterned concurrently to form an implant mask for the FET. A series of ion implants is then used to form the emitter, base, and collector without requiring separate photoresist masks. An array of nitride stripes with well defined widths and spacings can be used to make larger transistors, such as bipolar power transistors.Type: GrantFiled: October 5, 1998Date of Patent: December 14, 1999Assignee: Chartered Semiconductor Manufacturing Ltd.Inventor: Igor V. Peidous
-
Patent number: 5985734Abstract: A semiconductor device is disclosed, together with a fabricating method therefor. The semiconductor device has an etch barrier structure, made with SiN or SiON, which is formed on an element-isolating region alongside an active region. Although there is an alignment error which causes the element-isolating region to be exposed, the etch barrier structure protects the element-isolating region from being etched when carrying out the etching processes for contact holes in a semiconductor memory cell. Thus, while preventing the deterioration of element-isolation properties, the etch barrier structure can affords a larger allowable alignment error in the etching processes for contact holes, so it is possible to make a small active region and thus, highly integrate semiconductor devices.Type: GrantFiled: November 26, 1997Date of Patent: November 16, 1999Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Dae Hee Hahn
-
Patent number: 5970355Abstract: A method for fabricating a semiconductor device having a base electrode, an emitter electrode, and a collector electrode, includes the steps of: forming first, second, and buried layers in a semiconductor substrate; forming first, second, and third epitaxial layers using the respective buried layers as seeds; forming an isolation region between the first and second epitaxial layers; forming first, second, and third impurity regions connected to the respective buried layers through the respective epitaxial layers; forming fourth, fifth, and sixth impurity regions in the respective epitaxial layers; forming polysilicon layers on the respective epitaxial layers, respectively; defining first, second, and third emitter electrode regions as well as first, second, and third base contact regions; etching portions of the polysilicon layers excluding the emitter electrode regions and the base contact regions down to a predetermined depth; oxidizing the etched portions of the polysilicon layer to grow an oxide layer; imType: GrantFiled: February 4, 1998Date of Patent: October 19, 1999Assignee: LG Semicon Co., Ltd.Inventor: Yong Chan Kim
-
Patent number: 5958505Abstract: A process for producing a layered structure in which a silicide layer on a silicon substrate is subjected to local oxidation to cause the boundary layer side of the silicide layer to grow into the silicon substrate.Type: GrantFiled: August 5, 1997Date of Patent: September 28, 1999Assignee: Forschungszentrum Julich GmbHInventor: Siegfried Mantl
-
Patent number: 5908316Abstract: A method of passivating a semiconductor substrate includes singulating (13) a semiconductor substrate (23) from a semiconductor wafer, coupling (14) a heatsink (21) to the semiconductor substrate (23), etching (15) the semiconductor substrate (23) in a chamber of an etch tool, and passivating (17) the semiconductor substrate (23) with an oxide layer (31). The semiconductor substrate (23) is kept in the chamber of the etch tool from the etching (15) step through the passivating (17) step. The etching (15) of the semiconductor substrate (23) does not substantially etch the heatsink (21), and the passivating (17) of the semiconductor substrate (23) does not substantially passivate the heatsink (21).Type: GrantFiled: December 18, 1995Date of Patent: June 1, 1999Assignee: Motorola, Inc.Inventors: Hiep M. Le, Lonne L. Mays, Albert E. Tavares
-
Patent number: 5879765Abstract: This invention provides a thin metallic sheet structure having excellent sound damping characteristics which can lower the sound pressure level of a sound inherent to a thin metallic sheet structure when this structure is patted, and can quickly damp the sound by a simple structure. In a flat sheet-like or box-like structure comprising a thin metallic external sheet and beams for reinforcing the external sheet, a thin metallic sheet structure having excellent sound damping characteristics according to the present invention employs the construction wherein the reinforcing beams 2 are brought into contact with one of the surfaces of the thin metallic external sheet 1 through a sound damping sheet 3, and the coupling state between the sound damping sheet 3 and the thin metallic external plate 1 or the reinforcing beams 2 is a non-coupling state or a discrete coupling state on at least one of the surfaces of the sound damping sheet 3.Type: GrantFiled: April 21, 1997Date of Patent: March 9, 1999Assignee: Nippon Steel CorporationInventors: Seiichi Marumoto, Tatsuya Sakiyama, Yukihisa Kuriyama
-
Patent number: 5856003Abstract: A process is described for forming a heavily doped buried element below an active device region of a silicon wafer without the use of costly epitaxial layers and without incurring ion implantation damage within active device regions. The method is particularly applicable to active device regions which have small lateral dimensions. Thus, the technological trend towards shrinking devices favors the incorporation of the process of the invention. The process utilizes a silicon nitride hardmask to define a narrow band around the perimeter of the device active area. A deep implant is performed through this mask, placing a ring of dopant below and outside the active area. The silicon nitride hardmask is then patterned a second time to define the conventional field oxide isolation regions. The LOCOS field oxidation is then performed whereby the implanted dopant diffuses vertically, engaging the field oxide around the perimeter of the device region and laterally filling in the region under the device active area.Type: GrantFiled: November 17, 1997Date of Patent: January 5, 1999Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Tzu-Yin Chiu
-
Patent number: 5846868Abstract: An embodiment of the present invention is a process for semiconductor device having a silicon substrate. The process comprises positioning at least one field implant mask and field implanting a silicon substrate around a bipolar active region in a substrate such that boron atoms are blocked out of an active region, and only the field region surrounding the active area is implanted, the implanting such that a predetermined layout area of a semiconductor device does not need to be increased to compensate for a BV.sub.bso problem.Type: GrantFiled: May 31, 1995Date of Patent: December 8, 1998Assignee: Integrated Device Technology, Inc.Inventors: Chuen-Der Lien, Kyle Wendell Terrill
-
Patent number: 5843828Abstract: A semiconductor device with a bipolar transistor that enables to realize a reliable, electric connection of an intrinsic base region with a base electrode is provided. A semiconductor substructure has a surface area. An intrinsic base region is formed in the surface area. An emitter region is formed in the surface area to be surounded by the intrinsic base region, and an emitter electrode is formed to be contacted with the emitter region. An insulator is formed to surround the emitter electrode. A base electrode is formed not to be contacted with the intrinsic base region A conductive region is formed to be contacted with the intrinsic base region and the base electrode. The substructure has a recess formed on the surface area. The conductive region is produced by supplying a conductive material to the recess to be contacted with the intrinsic base region and the base electrode. The intrinsic base region is electrically connected to the base electrode through the conductive region.Type: GrantFiled: January 29, 1996Date of Patent: December 1, 1998Assignee: NEC CorporationInventor: Yasushi Kinoshita
-
Patent number: 5814547Abstract: A new method of forming simultaneously both shallow and deep trenches is described. A pad oxide layer is provided over a semiconductor substrate. A silicon nitride layer is deposited overlying the pad oxide layer. A silicon dioxide layer is deposited overlying the silicon nitride layer. A photoresist mask is formed over the silicon dioxide layer wherein the photoresist mask has a first opening having a first width and a second opening having a second width and wherein the second width is larger than the first width. Trench openings are etched through the silicon dioxide, silicon nitride, and pad oxide layers to the underlying semiconductor substrate within the first and second openings. The photoresist mask is removed.Type: GrantFiled: October 6, 1997Date of Patent: September 29, 1998Assignee: Industrial Technology Research InstituteInventor: Kuan-Lun Chang