Bulk Effect Device Making Patents (Class 438/900)
-
Patent number: 6830952Abstract: The present invention includes devices and methods to form memory cell devices including a spacer comprising a programmable resistive material alloy. Particular aspects of the present invention are described in the claims, specification and drawings.Type: GrantFiled: September 4, 2003Date of Patent: December 14, 2004Assignee: Macronix International Co., Ltd.Inventor: Hsiang Lan Lung
-
Patent number: 6815270Abstract: The present invention discloses a thin film transistor and a process for forming thereof by a high anisotropy etching process. A thin film transistor according to the present invention comprises a transistor element including a gate electrode, a gate insulating layer, a semiconductor layer, and source and drain electrodes; a passivation layer being deposited on the layers and having first openings for contact holes; and an interlayer insulator extending along with the passivation layer and having second openings for the contact holes, the first openings and the second openings being aligned each other over the substrate, wherein an electrical conductive layer is deposited on an inner wall of the contact hole and the inner wall is formed by the first and second openings tapered smoothly and continuously through an anisotropic etching process.Type: GrantFiled: May 15, 2003Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: Takatoshi Tsujimura, Masatomo Takeichi, Kai R. Schleupen, Evan G. Colgan
-
Patent number: 6787390Abstract: An electrical and thermal contact which includes an intermediate conductive layer, an insulator component, and a contact layer. The insulator component is fabricated from a thermally insulative material and may be sandwiched between the intermediate conductive layer and the contact layer. The electrical and thermal contact may be fabricated by forming a first conductive layer on a surface of the semiconductor device, depositing a dielectric layer adjacent the first layer, patterning the dielectric layer to define the insulator component, and forming a second conductive layer adjacent the insulator component and in partial contact with the first layer. The first and second layers are respectively patterned to define the intermediate conductive layer and the contact layer. The electrical and thermal contact effectively contains heat within and prevents heat from dissipating from a contacted structure, such as a phase change component that may be switched between two or more electrical states.Type: GrantFiled: December 11, 2002Date of Patent: September 7, 2004Assignee: Micron Technology, Inc.Inventor: Alan R. Reinberg
-
Publication number: 20040113137Abstract: Briefly, in accordance with an embodiment of the invention, a memory and a method to manufacture the memory is provided. The memory may include a phase change material over a substrate. The memory may further include a switching material coupled to the phase change material, wherein the switching material comprises a chalcogen other than oxygen and wherein the switching material and the phase change material form portions of a vertical structure over the substrate.Type: ApplicationFiled: December 13, 2002Publication date: June 17, 2004Inventor: Tyler A. Lowrey
-
Publication number: 20040113136Abstract: Briefly, in accordance with an embodiment of the invention, a phase change memory and a method to manufacture a phase change memory is provided. The phase change memory may include an electrode, an adhesive material, an insulating material between the electrode and the adhesive material, wherein a portion of the adhesive material, a portion of the insulating material, and a portion of the electrode form a substantially planar surface. The phase change memory may further include a phase change material on the substantially planar surface and contacting the electrode, the adhesive material, and the insulating material.Type: ApplicationFiled: December 13, 2002Publication date: June 17, 2004Inventor: Charles H. Dennison
-
Publication number: 20040069982Abstract: An apparatus comprising a volume of memory material and a pair of spacedly disposed conductors. An electrode coupled to the volume of memory material and disposed between the volume of memory material and one conductor comprises a first material having a first resistivity value and a second material having a different second resistivity value formed by exposing the first material to a gaseous ambient.Type: ApplicationFiled: February 20, 2003Publication date: April 15, 2004Inventors: Tyler A. Lowrey, Daniel Xu, Chien Chiang, Patrick J. Neschleba
-
Publication number: 20040051094Abstract: Dummy cells are disposed in alignment with memory cells arranged in rows and columns in a memory array. The memory cell includes a variable resistance element and a select transistor having a collector connected to a substrate region and selecting the variable resistance element in response to a row select signal. Corresponding to a row of memory cells, there is provided a word line connecting to memory cells on corresponding row and transmitting the row select signal, and a word line shunting line electrically connected at predetermined intervals to each word line. Moreover, corresponding to a row of dummy cells and a column of dummy cells, there is provided substrate shunt lines electrically connected to the substrate region. The voltage distribution in the substrate region is eliminated to achieve stable operating characteristics of the memory cell transistor. In addition, a word line is driven at high speed by a word line shunt structure.Type: ApplicationFiled: March 18, 2003Publication date: March 18, 2004Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Tsukasa Ooishi
-
Patent number: 6692978Abstract: The present invention provides a method and apparatus for marking a semiconductor wafer or device. The method and apparatus have particular application to wafers or devices which have been subjected to a thinning process, including backgrinding in particular. The present method comprises reducing the cross-section of a wafer or device, applying a tape having optical energy-markable properties over a surface or edge of the wafer or device, and exposing the tape to an optical energy source to create an identifiable mark. A method for manufacturing an integrated circuit chip and for identifying a known good die are also disclosed. The apparatus of the present invention comprises a multi-level laser-markable tape for application to a bare semiconductor die. In the apparatus, an adhesive layer of the tape provides a homogenous surface for marking subsequent to exposure to electro-magnetic radiation.Type: GrantFiled: March 6, 2002Date of Patent: February 17, 2004Assignee: Micron Technology, Inc.Inventors: William D. Tandy, Bret K. Street
-
Patent number: 6690026Abstract: An apparatus comprising control circuitry formed on a substrate, and a plurality of active media coupled to the control circuitry and formed in a plurality of planes over the substrate. A method comprising forming a pair of junction regions on a substrate separated by a channel length; and forming a channel material overlying and coupled to the pair of junction regions having a dimension at least equal to the channel length. An apparatus comprising a contact formed in a first plane over a device structure; and a device coupled to the contact and formed in a second plane a greater distance from the substrate than the first plane.Type: GrantFiled: September 28, 2001Date of Patent: February 10, 2004Assignee: Intel CorporationInventor: Jeff J. Peterson
-
Patent number: 6673647Abstract: A growth method for a bulk II-VI type semiconductor material, including at least a first component and a second component. The method supplies in a crucible a charge including the components, with proportions of the components being such that the first component is used as a solvent. The crucible is then laced in an open tube reactor. The reactor temperature is then raised to obtain a temperature profile in the reactor ensuring the melting of the charge in the crucible and with the evaporation of the first component beginning, with the pressure inside the reactor being adjusted by the circulation of a gas so that the atmospheric pressure, with the partial pressure of the first component being greater than the partial pressure of the second component.Type: GrantFiled: June 25, 2002Date of Patent: January 6, 2004Assignee: Commissariat a l'Energie AtomiqueInventor: Bernard Pelliciari
-
Patent number: 6653211Abstract: A substrate for a semiconductor device includes a crystalline silicon substrate; an insulative silicon compound layer thereon and a crystalline insulation layer on the insulative silicon compound layer, wherein the insulative silicon compound layer contains not more than 10 at % of component element of a material constituting the crystalline insulation layer, the component element being provided in the insulative silicon compound layer by diffusion.Type: GrantFiled: February 11, 2002Date of Patent: November 25, 2003Assignee: Canon Kabushiki KaishaInventors: Akira Unno, Takao Yonehara, Tetsuro Fukui, Takanori Matsuda, Kiyotaka Wasa
-
Publication number: 20030146427Abstract: A method of forming resistance changing elements with improved operational characteristics for use in memory devices and the resulting structures are disclosed. A chalcogenide glass having the formula (Gex 1Se1−x1)1−y1Agy1, wherein 18≦xl≦28, or the formula (Gex2Sel−x2)1−y2Agy2 wherein 39≦x2≦42, and wherein in both the silver is in a concentration which maintains the germanium selenide glass in the glass forming region is used in a memory cell. The glass may also have a glass transition temperature (Tg) near or higher than typical temperatures used for fabricating and packaging memory devices containing the memory cell.Type: ApplicationFiled: February 3, 2003Publication date: August 7, 2003Inventor: Kristy A. Campbell
-
Publication number: 20030127640Abstract: A semiconductor device comprising a semiconductor substrate, a gate dielectrics formed on the semiconductor substrate and including a silicon oxide film containing a metallic element, the silicon oxide film containing the metallic element including a first region near a lower surface thereof, a second region near an upper surface thereof, and a third region between the first and second regions, the metallic element contained in the silicon oxide film having a density distribution in a thickness direction of the silicon oxide film, a peak of the density distribution existing in the third region, and an electrode formed on the gate dielectrics.Type: ApplicationFiled: March 21, 2002Publication date: July 10, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuhiro Eguchi, Seiji Inumiya, Yoshitaka Tsunashima
-
Patent number: 6590236Abstract: High quality epitaxial layers of compound semiconductor materials can be grown overlying large silicon wafers by first growing an accommodating buffer layer on a silicon wafer. The accommodating buffer layer is a layer of monocrystalline oxide spaced apart from the silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. Any lattice mismatch between the accommodating buffer layer and the underlying silicon substrate is taken care of by the amorphous interface layer.Type: GrantFiled: July 24, 2000Date of Patent: July 8, 2003Assignee: Motorola, Inc.Inventors: Nada El-Zein, Jamal Ramdani, Kurt Eisenbeiser, Ravindranath Droopad
-
Patent number: 6569705Abstract: The invention relates to a damascene chalcogenide memory cell structure. The damascene chalcogenide memory cell structure is fabricated under conditions that simplify previous process flows. The damascene chalcogenide memory cell structure also prevents volatilization of the chalcogenide memory material.Type: GrantFiled: December 21, 2000Date of Patent: May 27, 2003Assignee: Intel CorporationInventors: Chien Chiang, Jong-Won Lee, Patrick Klersy
-
Publication number: 20030071255Abstract: A phase-change memory may have a tapered lower electrode coated with an insulator. The coated, tapered electrode acts as a mask for a self-aligned trench etch to electrically separate adjacent wordlines. In some embodiments, the tapered lower electrode may be formed over a plurality of doped regions, and isotropic etching may be used to taper the electrode as well as part of the underlying doped regions.Type: ApplicationFiled: October 11, 2001Publication date: April 17, 2003Inventor: Daniel Xu
-
Patent number: 6548397Abstract: The electrical and thermal contact fabricated by forming a first layer on a surface of a semiconductor device, depositing a dielectric layer adjacent the first layer, patterning the dielectric layer to define an insulator component, and forming a second layer adjacent the insulator component and in partial contact with the first layer. The first layer contacts an adjacent structure of the semiconductor device. The first and second layers may be patterned separately or simultaneously to respectively define an intermediate conductive layer, which communicates with ths contacted structure, and a contact layer. Due to its structure, which requires relatively little electrical current to generate a desired amount of heat, the electrical and thermal contact effectively contains heat within and prevents heat from dissipating from a contacted structure, and is particularly useful for contacting and inducing a change in the electrical conductivity of structures which include phase change materials.Type: GrantFiled: August 27, 2001Date of Patent: April 15, 2003Assignee: Micron Technology, Inc.Inventor: Alan R. Reinberg
-
Patent number: 6545287Abstract: A phase-change memory cell may be formed by selectively depositing the lower electrode in the phase-change memory pore. Thereafter, an adhesion-promoting material may be selectively deposited on the selectively deposited lower electrode and the upper surface surrounding the pore. Through the use of selective deposition techniques, the adhesion-promoting material can be positioned where needed and the lower electrode may be defined in a fashion that may reduce shunting current, reduce device current requirements, and increase dynamic range in some embodiments.Type: GrantFiled: September 7, 2001Date of Patent: April 8, 2003Assignee: Intel CorporationInventor: Chien Chiang
-
Publication number: 20030062516Abstract: An apparatus comprising control circuitry formed on a substrate, and a plurality of active media coupled to the control circuitry and formed in a plurality of planes over the substrate. A method comprising forming a pair of junction regions on a substrate separated by a channel length; and forming a channel material overlying and coupled to the pair of junction regions having a dimension at least equal to the channel length. An apparatus comprising a contact formed in a first plane over a device structure; and a device coupled to the contact and formed in a second plane a greater distance from the substrate than the first plane.Type: ApplicationFiled: September 28, 2001Publication date: April 3, 2003Inventor: Jeff J. Peterson
-
Publication number: 20030057414Abstract: A method for forming a porous dielectric material layer in an electronic structure and the structure formed are disclosed. In the method, a porous dielectric layer in a semiconductor device can be formed by first forming a non-porous dielectric layer, then partially curing, patterning by reactive ion etching, and final curing the non-porous dielectric layer at a higher temperature than the partial curing temperature to transform the non-porous dielectric material into a porous dielectric material, thus achieving as dielectric material that has significantly improved dielectric constant, i.e. smaller than 2.6.Type: ApplicationFiled: August 1, 2002Publication date: March 27, 2003Applicant: International Business Machines CorporationInventors: Timothy Joseph Dalton, Stephen Edward Greco, Jeffrey Curtis Hedrick, Satyanarayana V. Nitta, Sampath Purushothaman, Kenneth Parker Rodbell, Robert Rosenberg
-
Publication number: 20030047727Abstract: A phase-change memory cell may be formed by selectively depositing the lower electrode in the phase-change memory pore. Thereafter, an adhesion-promoting material may be selectively deposited on the selectively deposited lower electrode and the upper surface surrounding the pore. Through the use of selective deposition techniques, the adhesion-promoting material can be positioned where needed and the lower electrode may be defined in a fashion that may reduce shunting current, reduce device current requirements, and increase dynamic range in some embodiments.Type: ApplicationFiled: September 7, 2001Publication date: March 13, 2003Inventor: Chien Chiang
-
Patent number: 6495395Abstract: An electrical and thermal contact which includes an intermediate conductive layer, an insulator component, and a contact layer. The insulator component is fabricated from a thermally insulative material and may be sandwiched between the intermediate conductive layer and the contact layer. The electrical and thermal contact may be fabricated by forming a first thin layer on a surface of the semiconductor device, depositing a dielectric layer adjacent the first thin layer, patterning the dielectric layer to define the insulator component, forming a second thin layer adjacent the insulator component and in partial contact with the first thin layer. The first and second thin layers are respectively patterned to define the intermediate conductive layer and the contact layer. The electrical and thermal contact effectively contains heat within and prevents heat from dissipating from a contacted structure, such as a phase change component that may be switched between two or more electrical states.Type: GrantFiled: May 23, 2001Date of Patent: December 17, 2002Assignee: Micron Technology, Inc.Inventor: Alan R. Reinberg
-
Publication number: 20020168879Abstract: A semiconductor device producing method that can clean an edge part of a semiconductor substrate with certainty is provided. The method of producing a semiconductor device includes a step of generating ions and a step of accelerating the ions by means of an electric field and radiating an ion flow onto an edge part of a semiconductor substrate to clean the edge part of the semiconductor substrate. The semiconductor substrate is moved relative to the ion flow while maintaining a state in which the ion flow is being radiated onto the edge part. The step of generating ions includes applying a high-frequency voltage between a pair of electrodes to generate the ions between the electrodes.Type: ApplicationFiled: October 22, 2001Publication date: November 14, 2002Applicant: Mitsubishi Denki Kabushiki Kaisha and Matsushita Electric Industrial Co., Ltd.Inventors: Hiroshi Tanaka, Naoki Yokoi, Yasuhiro Asaoka, Seiji Muranaka, Toshihiko Nagai
-
Publication number: 20020130312Abstract: The present invention relates generally to fabricating two-terminal electric microswitches comprising thin semiconductor films and using these microswitches to construct column-row (x-y) addressable microswitch matrices. These microswitches are two terminal devices through which electric current and electric potential (or their derivatives or integrals) can be switched on and off by the magnitude or the polarity of the external bias. The microswitches are made from semiconducting thin films in a electrode/semiconductor/electrode, thin film configuration. Column-row addressable electric microswitch matrices can be made in large areas, with high pixel density. Such matrices can be integrated with a sensor layer with electronic properties which vary in response to external physical conditions (such as photon radiation, temperature, pressure, magnetic field and so on), thereby forming a variety of detector matrices.Type: ApplicationFiled: May 13, 2002Publication date: September 19, 2002Inventors: Gang Yu, Yong Cao
-
Publication number: 20020127888Abstract: In a method of forming a metal gate electrode, an annealing process is performed in a hydrogen-containing gas ambient following a selective oxidation process. During the annealing process, a metal oxide layer formed by the selective oxidation process is removed by a reduction reaction or hydrogen atoms are contained in the metal oxide layer to suppress whisker nucleation and surface mobility.Type: ApplicationFiled: December 4, 2001Publication date: September 12, 2002Applicant: Samsung Electronics Co., Ltd.Inventors: Mahn-Ho Cho, Ja-Hum Ku, Chul-Joon Choi, Jun-Kyu Cho, Seong-Jun Heo
-
Publication number: 20020014621Abstract: A method of manufacturing a structure with pores which are formed by anodic oxidation and whose layout. pitch, position, direction, shape and the like can be controlled. The method includes the steps of: disposing a lamination film on a substrate, the lamination film being made of insulating layers and a layer to be anodically oxidized and containing aluminum as a main composition; and performing anodic oxidation starting from an end surface of the lamination film to form a plurality of pores having an axis substantially parallel to a surface of the substrate, wherein the layer to be anodically oxidized is sandwiched between the insulating layers, and a projected pattern substantially parallel to the axis of the pore is formed on at least one of the insulating layers at positions between the pores.Type: ApplicationFiled: July 2, 2001Publication date: February 7, 2002Inventors: Tohru Den, Tatsuya Iwasaki
-
Patent number: 6294404Abstract: A semiconductor integrated circuit according to the present invention comprises a synchronous SRAM, a signal generation circuit generating a chip selection signal, a clock signal etc. supplied to the synchronous SRAM, a voltage set circuit setting the voltage of a system power supply line and a controller controlling the signal generation circuit and the voltage set circuit. When setting the synchronous SRAM in a power down mode, the chip selection signal is set in a nonselective state and the power supply voltage of the system power supply line is stepped down to a standby potential. Thus, the synchronous SRAM enters a standby state having extremely low power consumption.Type: GrantFiled: May 10, 2000Date of Patent: September 25, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotoshi Sato
-
Publication number: 20010002046Abstract: A memory cell and a method of fabricating the memory cell having a small active area. By forming a spacer in a window that is sized at the photolithographic limit, a pore may be formed in dielectric layer which is smaller than the photolithographic limit. Electrode material is deposited into the pore, and a layer of structure changing material, such as chalcogenide, is deposited onto the lower electrode, thus creating a memory element having an extremely small and reproducible active area.Type: ApplicationFiled: December 19, 2000Publication date: May 31, 2001Inventors: Alan R. Reinberg, Russell C. Zahorik, Renee Zahorik
-
Patent number: 5985689Abstract: A photoelectric conversion device includes a plurality of photoelectric conversion units and a signal output unit. The signal output unit has at least one storage device for storing electrical signals generated by the photoelectric conversion device. A scanning device scans the electrical signals generated by the electric conversion units, and a reading device reads out electrical signals generated by the photoelectric conversion units. Each of the photoelectric conversion units includes a light absorption layer and a multiplication layer. The multiplication layer includes at least one step-back structure which multiplies carriers produced by absorption of light, and in which a forbidden band width changes continuously from a minimum to a maximum width.Type: GrantFiled: January 22, 1998Date of Patent: November 16, 1999Assignee: Canon Kabushiki KaishaInventors: Ihachiro Gofuku, Masato Yamanobe, Izumi Tabata, Hiraku Kozuka
-
Patent number: 5920788Abstract: A chalcogenide memory cell with chalcogenide electrodes positioned on both sides of the active chalcogenide region of the memory cell. The chalcogenide memory cell includes upper and lower chalcogenide electrodes with a dielectric layer positioned therebetween. The dielectric layer includes an opening defining a pore. A volume of chalcogenide material formed integral to the upper chalcogenide electrode is contained within the pore. The upper and lower chalcogenide electrodes both have greater cross sectional areas than the pore.Type: GrantFiled: December 16, 1997Date of Patent: July 6, 1999Assignee: Micron Technology, Inc.Inventor: Alan R. Reinberg
-
Patent number: H1835Abstract: A photoconductive switching device is disclosed that has an enhanced speed of response so that its closed (low) and open (high) resistive states are obtained in response to optical illumination in the less than nanosecond regime. The enhanced speed of response is achieved by neutron irradiation of a material preferably comprising GaAs:Si:Cu. An application of the improved photoconductive switching devices is disclosed which allows the realization of a high-power, frequency-agile RF source topology.Type: GrantFiled: January 24, 1997Date of Patent: February 1, 2000Assignee: The United States of America as represented by the Secretary of the NavyInventors: David C. Stoudt, Michael A. Richardson