Abstract: A technology for flushing a translation lookaside buffer (TLB) according to a designated key identification code (designated key ID). An instruction of an instruction set architecture is proposed to flush the TLB according to the designated key ID. A decoder transforms the instruction into at least one microinstruction. According to a flushing microinstruction included in the at least one microinstruction, a designated key ID is supplied to a control logic circuit of the TLB through a memory order buffer, so that the control logic circuit flushes matched entries in the TLB, wherein the matched entries match the designated key ID.
Abstract: A computer program product includes instructions to identify a primary symbol table associated with a primary source code file and identify a secondary symbol table associated with a secondary source code file. The computer program product includes instructions to receive a source code association indication. The source code association indication includes at least one association relationship between the primary source code file and the secondary source code file. The computer program product includes instructions to create a comprehensive symbol table. The comprehensive symbol table comprises contents of the primary symbol table and contents of the secondary symbol table. A corresponding computer-implemented method and computer system are also disclosed.
Type:
Grant
Filed:
May 24, 2016
Date of Patent:
December 6, 2016
Assignee:
International Business Machines Corporation
Abstract: An asynchronous multiple-core processor may be adapted for carrying out sets of known tasks, such as the tasks in the LAPACK and BLAS packages. Conveniently, the known tasks may be handled by the asynchronous multiple-core processor in a manner that may be considered to be more power efficient than carrying out the same known tasks on a single-core processor. Indeed, some of the power savings are realized through the use of token-based single core processors. Use of such token-based single core processors may be considered to be power efficient due to the lack of a global clock tree.
Abstract: A computer-implemented method includes identifying a primary symbol table associated with a primary source code file and identifying a secondary symbol table associated with a secondary source code file. The computer-implemented further includes receiving a source code association indication. The source code association indication includes at least one association relationship between the primary source code file and the secondary source code file. The computer-implemented further includes creating a comprehensive symbol table. The comprehensive symbol table comprises contents of the primary symbol table and contents of the secondary symbol table. A corresponding computer program product and computer system are also disclosed.
Type:
Grant
Filed:
December 17, 2015
Date of Patent:
July 12, 2016
Assignee:
International Business Machines Corporation
Abstract: A processing apparatus includes an execution unit which performs computation on two operand inputs each being selectable between read data from a register and an immediate value. The processing apparatus also includes another execution unit which performs computation on two operand inputs, one of which is selectable between read data from a register and an immediate value, and the other of which is an immediate value. A control unit determines, based on a received instruction specifying a computation on two operands, whether each of the two operands specifies read data from a register or an immediate value. Depending on the determination result, the control unit causes one of the execution units to execute the computation specified by the received instruction.
Abstract: A processor that executes instructions out of program order is described. In some implementations, a processor detects whether a second memory operation is dependent on a first memory operation prior to memory address calculation. If the processor detects that the second memory operation is not dependent on the first memory operation, the processor is configured to allow the second memory operation to be scheduled. If the processor detects that the second memory operation is dependent on the first memory operation, the processor is configured to prevent the second memory operation from being scheduled until the first memory operation has been scheduled to reduce the likelihood of having to reexecute the second memory operation.
Type:
Grant
Filed:
November 15, 2011
Date of Patent:
December 23, 2014
Assignee:
Marvell International Ltd.
Inventors:
R. Frank O'Bleness, Sujat Jamil, Tom Hameenanttila
Abstract: A system and method for predictive early allocation of stores in a microprocessor is presented. During instruction dispatch, an instruction dispatch unit retrieves an instruction from an instruction cache (Icache). When the retrieved instruction is an interruptible instruction, the instruction dispatch unit loads the interruptible instruction's instruction tag (IITAG) into an interruptible instruction tag register. A load store unit loads subsequent instruction information (instruction tag and store data) along with the interruptible instruction tag in a store data queue entry. Comparison logic receives a completing instruction tag from completion logic, and compares the completing instruction tag with the interruptible instruction tags included in the store data queue entries. In turn, deallocation logic deallocates those store data queue entries that include an interruptible instruction tag that matches the completing instruction tag.
Type:
Grant
Filed:
March 8, 2007
Date of Patent:
October 6, 2009
Assignee:
International Business Machines Corporation