Tracing Methods Or Tools (epo) Patents (Class 714/E11.212)
-
Patent number: 12253962Abstract: Embodiments of the present disclosure relate to network interface controller configuration. The method comprises: determining a network interface controller queue to be subjected to affinity setting in a target network interface controller; determining a NUMA node corresponding to the target network interface controller and a Die set corresponding to the node; binding a first network interface controller queue to be subjected to affinity setting with a CPU on a first Die in the Die set; and binding the RPS/XPS of a first interrupt request number corresponding to the first network interface controller queue to be subjected to affinity setting with the CPU on the first Die. By binding the RPS/XPS of an interrupt request number corresponding to the network interface controller queue and the network interface controller queue bound with a same Die, the cache hit ratio and thus the network interface controller performance can be improved.Type: GrantFiled: April 9, 2024Date of Patent: March 18, 2025Assignee: Beijing Volcano Engine Technology Co., Ltd.Inventors: Yingxin Liang, Zhiyong Ye
-
Patent number: 12236219Abstract: Methods and systems for selective optimization include determining that a method, compiled with a speculative optimization, is executed with a frequency that exceeds a first threshold value, such that runtime recompilation of the method causes user delays. The method is recompiled without the speculative optimization, to avoid recompilation delays during runtime. The recompiled method is then executed.Type: GrantFiled: November 24, 2021Date of Patent: February 25, 2025Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Kazuaki Ishizaki
-
Patent number: 12229039Abstract: Computer-readable media, methods, and systems are disclosed for automatic generation of dynamic application trace logs associated with a running application. A log viewer presents application log entries associated with an application execution log having been generated in connection with a previous execution of the running application. The application execution log is analyzed to identify application execution log context descriptors. The application execution log context descriptors are extracted from the application execution log. The application execution log context descriptors are transmitted to the running application. Matching templates that match each of the one or more application execution log context descriptors are received from the running application. The tracing templates that have an associated context relevance score are received from the running application.Type: GrantFiled: August 19, 2022Date of Patent: February 18, 2025Assignee: SAP SEInventors: Wei Chen, Wenbing Duan, Xudong Liu, Tianhao Liu, Xiang Fan, Jia Wang
-
Patent number: 12204400Abstract: Methods, apparatus, systems, and articles of manufacture to provide a distributed edge-based tracing framework system are disclosed. An example system includes an intermediary generator to generate an intermediary in response to a monitoring request, the intermediary to monitor execution of a service executing in an execution vehicle; an intermediary controller to gather data regarding the monitored execution of the service from the intermediary, and control the intermediary in response to the monitored execution; and a remediator to provide a remediation in response to an error identified in the monitored execution of the service.Type: GrantFiled: September 25, 2020Date of Patent: January 21, 2025Assignee: Intel CorporationInventors: Kshitij Doshi, Ned M. Smith, Francesc Guim Bernat, Katalin Bartfai-Walcott
-
Patent number: 12093686Abstract: Systems and methods provide identification of a code artifact, determination of logical entities of the code artifact, determination of references between the logical entities of the code artifact, determination, based on the determined references, of one or more methods of the code artifact that are referenced by no logical entities of the code artifact, and identification of ones of the one or more methods which were not executed by a production system by searching a code execution trace for each of the one or more methods.Type: GrantFiled: September 26, 2022Date of Patent: September 17, 2024Assignee: SAP SEInventor: Stefan Pfeiffer
-
Patent number: 12061640Abstract: Techniques facilitating using flow graphs to represent a data analysis program in a cloud based system for open science collaboration and discovery are provided. In an example, a system can represent a data analysis execution as a flow graph where vertices of the flow graph represent function calls made during the data analysis program and edges between the vertices represent objects passed between the functions. In another example, the flow graph can then be annotated using an annotation database to label the recognized function calls and objects. In another example, the system can then semantically label the annotated flow graph by aligning the annotated graph with a knowledge base of data analysis concepts to provide context for the operations being performed by the data analysis program.Type: GrantFiled: December 29, 2020Date of Patent: August 13, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ioana Monica Baldini Soares, Aleksandra Mojsilovic, Evan J. Patterson, Kush Raj Varshney
-
Patent number: 11994896Abstract: In order to reduce errors in the transfer of time from one clock domain to another clock domain, a first free running counter is incremented using a first clock signal. A free running second counter is incremented using a second clock signal, the second clock signal being asynchronous to the first clock signal. The first counter is sampled at a selected time based on a predetermined phase relationship between the first clock signal and the second clock signal to generate a sampled first counter value. The second counter is corrected based on the sampled first counter value.Type: GrantFiled: November 15, 2022Date of Patent: May 28, 2024Assignee: Skyworks Solutions, Inc.Inventors: Harihara Subramanian Ranganathan, Vivek Sarda
-
Patent number: 11962705Abstract: A serverless computing framework is secured against malicious payload injection. A series of functions can be strung together to perform a workflow in response to a triggering event. A validator can be included with a function that verifies that an input payload originated from a trusted source. A validation value, such as a hash, can be computed based on the result payload in combination with the source code of the function that produced the result payload. A downstream function can receive the result payload and the hash and utilize the result payload and a copy of the upstream source code to produce another hash. The received and generated hashes can then be compared and utilized to control execution of the downstream function. Execution can be prevented when there is a mismatch between the hashes.Type: GrantFiled: October 7, 2021Date of Patent: April 16, 2024Assignee: Capital One Services, LLCInventor: Steve Frensch
-
Patent number: 11947443Abstract: In some embodiments, a robotic process automation (RPA) robot is configured to identify a runtime target of an automation activity (e.g., a button to click, a form field to fill in, etc.) by searching a user interface for a UI element matching a set of characteristics of the target defined at design-time. When the target identification fails, some embodiments display an error message indicating which target characteristic could not be matched. Some embodiments further display for selection by the user a set of alternative target elements of the runtime interface.Type: GrantFiled: April 4, 2022Date of Patent: April 2, 2024Assignee: UiPath Inc.Inventor: Gheorghe C. Stan
-
Patent number: 11928046Abstract: An analysis system receives data streams generated by instances of instrumented software executing on external systems. The analysis system evaluates an expression using data values of the data streams over a plurality of time intervals. For example, the analysis system may aggregate data values of data streams for each time interval. The analysis system determines whether or not a data stream is considered for a time interval based on when the data value arrives during the time interval. The analysis system determines a maximum expected delay value for each data stream being processed. The analysis system evaluates the expression using data values that arrive before their maximum expected delay values. The analysis system also determines a failure threshold value for a data stream. If a data value of a data stream fails to arrive before the failure threshold value, the analysis system marks the data stream as dead.Type: GrantFiled: October 29, 2021Date of Patent: March 12, 2024Assignee: Splunk Inc.Inventors: Phillip Liu, Arijit Mukherji, Rajesh Raman
-
Patent number: 11922292Abstract: Methods, systems, and apparatus, including computer-readable media, are described for a hardware circuit configured to implement a neural network. The circuit includes a first memory, respective first and second processor cores, and a shared memory. The first memory provides data for performing computations to generate an output for a neural network layer. Each of the first and second cores include a vector memory for storing vector values derived from the data provided by the first memory. The shared memory is disposed generally intermediate the first memory and at least one core and includes: i) a direct memory access (DMA) data path configured to route data between the shared memory and the respective vector memories of the first and second cores and ii) a load-store data path configured to route data between the shared memory and respective vector registers of the first and second cores.Type: GrantFiled: May 14, 2020Date of Patent: March 5, 2024Assignee: Google LLCInventors: Thomas Norrie, Andrew Everett Phelps, Norman Paul Jouppi, Matthew Leever Hedlund
-
Patent number: 11835578Abstract: An address and command port interface selectively enables JTAG TAP domain operations and Trace domain operations within an IC. The port carries TMS and TDI input and TDO output on a single pin and receives a clock signal on a separate pin. The addressable two pin interface loads and updates instructions and data to the TAP domain within the IC. The instruction or data update operations in multiple ICs occur simultaneously. A process transmits data from an addressed target device to a controller using data frames, each data frame comprising a header bit and data bits. The logic level of the header bit is used to start, continue, and stop the data transmission to the controller. A data and clock signal interface between a controller and multiple target devices provides for each target device to be individually addressed and commanded to perform a JTAG or Trace operation.Type: GrantFiled: January 20, 2022Date of Patent: December 5, 2023Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 11822463Abstract: A computer-implemented method for selecting a fuzzing method for carrying out fuzzing testing of a predefined program code. The method includes: providing one or multiple reference performance metrics that characterize the result of reference fuzzing testing of the program code to be tested, using a reference fuzzing method; carrying out fuzzing tests, based on various fuzzing methods, on the predefined program code in order to ascertain one or multiple performance metrics in each case; selecting one or multiple fuzzing methods corresponding to the associated performance metrics, as a function of the reference performance metric; and carrying out fuzzing testing corresponding to the one or multiple selected fuzzing methods.Type: GrantFiled: November 1, 2021Date of Patent: November 21, 2023Assignee: ROBERT BOSCH GMBHInventors: Christopher Huth, Anupam Sarkar, Simon Greiner
-
Patent number: 11768238Abstract: This disclosure describes a reduced pin bus that can be used on integrated circuits or embedded cores within integrated circuits. The bus may be used for serial access to circuits where the availability of pins on ICs or terminals on cores is limited. The bus may be used for a variety of serial communication operations such as, but not limited to, serial communication related test, emulation, debug, and/or trace operations of an IC or core design. Other aspects of the disclosure include the use of reduced pin buses for emulation, debug, and trace operations and for functional operations.Type: GrantFiled: June 29, 2021Date of Patent: September 26, 2023Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 11734245Abstract: In various embodiments, a method for maintaining and analyzing a rolling history of performance data for a computer network is described. In one embodiment, one year's data is stored, sorted by object and date. New data is appended to the end of the file each day and an index by object is stored. Using this method, data for twelve full months can be provided in object order, and data for one partial month that was added daily in date order can also be provided.Type: GrantFiled: January 14, 2022Date of Patent: August 22, 2023Assignee: United Services Automobile Association (USAA)Inventor: Glen A. Becker
-
Patent number: 11704215Abstract: A central processing unit includes a core, a state memory, a plurality of bus contacts, a data generation unit, and a bus interface unit. The state memory stores a state, the bus interface unit is coupled to the core and the state memory, and the bus interface unit selectively couples the core to the plurality of bus contacts or the data generation unit according to the state.Type: GrantFiled: March 18, 2021Date of Patent: July 18, 2023Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Yen-Ting Tsai
-
Patent number: 11586727Abstract: Systems and methods for preventing kernel stalling attacks. An example method may comprise receiving, by a kernel, an address range associated with a data store of an application program; mapping, by the kernel, a portion of random access memory (RAM) to the address range; disabling page fault handling with respect to addresses falling within the address range; and responsive to receiving, from the application program, a memory access request specifying an address outside of the address range, returning a memory access error to the application program.Type: GrantFiled: March 29, 2021Date of Patent: February 21, 2023Assignee: Red Hat, Inc.Inventor: Michael Tsirkin
-
Patent number: 11550580Abstract: In an example, a machine learning (ML) processor emulator can be configured to emulate a legacy processor for emulating a legacy program. The emulator environment can include virtual registers storing operand data on which an operation is to be performed based on a respective instruction from instruction data representative of the legacy program. The ML processor emulator includes a processor ensemble engine that includes ML modules generated by a different ML algorithm, and a voting engine. Each ML module can be configured to emulate an instruction set of a processor and process the operand data according to the operation of the respective instruction to produce a set of candidate result data. The voting engine can be configured to identify a subset of candidate result data from the set of candidate result data and provide output data with content similar to the subset of candidate result data.Type: GrantFiled: February 24, 2021Date of Patent: January 10, 2023Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Jared N. Smith, Matthew W. Senecal
-
Patent number: 11544229Abstract: Disclosed are various embodiments for tracking the flow of data through a network environment. A monitor can detect that a data transaction event has occurred. Then, the monitor can identify data involved in the data transaction event. Next, a trace identifier can be assigned to the data involved in the data transaction event. Subsequently, a transaction data subset representing a subset of the data involved in the data transaction event that is subject to a common data processing event can be identified. Then, a span identifier can be assigned to the transaction data subset. Next, a correlation identifier can be link to a combination of the span identifier and the trace identifier. Finally, a transaction event record can be written to a distributed ledger, the transaction event record comprising the span identifier and the transaction data subset.Type: GrantFiled: April 29, 2020Date of Patent: January 3, 2023Assignee: AMERICAN EXPRESS TRAVEL RELATED SERVICES COMPANY, INCInventors: Jeremy D. Seideman, Amartya Roy, Anna Korsakova Bain, Jaime Amanda Spahr, Paramjit Singh, Pratiti Shrivastava, Siva Nidamarthy, Tami Sue Sargeant, George Kassabov
-
Patent number: 11537401Abstract: Trap sub-portions of computer-readable instructions and related systems, methods, and devices are disclosed. A processing circuit includes a processing core including a program counter to cycle through addresses and a data storage device including computer-readable instructions stored thereon. Sub-portions of the computer-readable correspond to subroutines. Locations of the sub-portions within the data storage device are associated with the addresses. A first sub-portion at a first location within the data storage device is indicated by a first address. First trap sub-portions at first trap locations are indicated by first trap addresses. The first trap addresses are different from the first address by only a single bit. The first trap sub-portions instruct the processing core to execute first trap subroutines to jump to the first address or back to themselves.Type: GrantFiled: February 10, 2022Date of Patent: December 27, 2022Assignee: Microchip Technology IncorporatedInventor: Jacob Lunn Lassen
-
Patent number: 11520683Abstract: Systems and methods for delta state tracking for event stream analysis. Events at a device are tracked and stored locally or forwarded to a server. The events collectively form an event stream. When an event of interest occurs, the precise configuration of a device at the time of the event of interest can be determined by applying the event stream in chronological or reverse chronological order to a snapshot of the device's configuration. Thus, the snapshot can be taken at any time. Tracking the deltas to the device's configuration enables the precise configuration at the time of the event of interest to be determined.Type: GrantFiled: July 15, 2021Date of Patent: December 6, 2022Assignee: AT&T MOBILITY IP, LLCInventor: Steve Roskowski
-
Patent number: 11502923Abstract: A digital experience management system comprising: the displaying on an electronic display screen a plurality of sequentially ordered node indicators, each node indicator having a respective sequence position; the system storing multiple session information structures, each respective session information structure including multiple sequentially ordered clusters of user experience information, each cluster of user experience having a sequence position that matches a sequence position of a node indicator; responding to a user selection of a respective node indicator, by displaying on the electronic display screen, each respective cluster of user experience information having a sequence position that matches a sequence position of the respective selected node indicator.Type: GrantFiled: December 9, 2020Date of Patent: November 15, 2022Assignee: USER TESTING, INC.Inventors: Ranjitha Kumar, Doug Puett, Kaj T. van de Loo, Aravind Sagar, Amanda L. Morgan, Scott Hutchins, Krystal Kavney, Charulata Mehra
-
Patent number: 11442844Abstract: An integrated circuit includes a high-speed interface configured to communicate with a host system for debugging and a debug hub coupled to the high-speed interface. The debug hub is configured to receive a debug command from the host system as memory mapped data. The integrated circuit also includes a plurality of debug cores coupled to the debug hub. Each debug core is coupled to the debug hub by channels. The debug hub is configured to translate the debug command to a data stream and provide the data stream to a target debug core of the plurality of debug cores based on an address specified by the debug command.Type: GrantFiled: June 1, 2020Date of Patent: September 13, 2022Assignee: Xilinx, Inc.Inventors: Michael E. Peattie, Niloy Roy, Vishal Kumar Vangala
-
Patent number: 11237855Abstract: An engineering system includes a cloud. The cloud includes an engineering tool and a virtual device. The engineering tool is configured to create and debug software for operating a control device that controls a field device installed in a plant. The virtual device is configured to simulate an operation state of the control device in accordance with the software and with simulated input or input to the control device. The engineering tool debugs the software based on an operation result of the virtual device and on output from the control device or the simulated input.Type: GrantFiled: September 25, 2019Date of Patent: February 1, 2022Assignee: YOKOGAWA ELECTRIC CORPORATIONInventor: Toshiko Kobayashi
-
Patent number: 11080164Abstract: A novel and useful system and method of time traveling source code debugging including several advanced capabilities that significantly improve the source code debugging process. Upon hitting a breakpoint or opening a dump file, the debugger travels to the future which can be altered by a user by modifying code on the fly (live coding) and receiving immediate feedback to validate bug fixes. Visual annotations including values of variables and expressions are provided as a heads up display effectively flattening time and space. A pivoting capability allows a user to switch the execution context of the code at any time. Point in time links that store the state of the debugging session can be created and activated. An asynchronous collaboration and messaging system enables multiple participants to share a debugging session. An optional redaction capability is also provided for obscuring or replacing sensitive private information.Type: GrantFiled: January 7, 2019Date of Patent: August 3, 2021Assignee: OzCode Ltd.Inventors: Omer Raviv, Alon Mordechai Fliess
-
Patent number: 10909020Abstract: Data processing circuitry comprises a processing element configured to perform processing activities; a trace data store; and trace circuitry to generate items of trace data indicative of processing activities of the processing element and to store the items of trace data in the trace data store; the trace circuitry comprising detection circuitry to detect a condition relating to an outcome of a given processing activity for which items of trace data have been stored in the trace data store and to selectively discard at least some of the stored items of trace data relating to the given processing activity in dependence upon the detected condition.Type: GrantFiled: March 17, 2017Date of Patent: February 2, 2021Assignee: ARM LimitedInventor: Alasdair Grant
-
Patent number: 10860406Abstract: The present invention provides an information processing device that outputs information including the data transmission relationship between elements constituting an information processing system, the information indicating the state of the information processing system. The information processing device includes a graphing means for generating a relationship graph based on an event log indicating the behavior of each of a plurality of processes operating in the system, the relationship graph having the processes as the vertices thereof and having the data transmission relationship between the vertices as the sides thereof; and a graph output means for outputting the generated relationship graph.Type: GrantFiled: March 18, 2015Date of Patent: December 8, 2020Assignee: NEC CorporationInventors: Takashi Nomura, Koji Kida, Junpei Kamimura, Yoshiaki Sakae, Etsuko Katsuda, Kazuhiko Isoyama, Kentaro Yamasaki, Yuji Kobayashi
-
Patent number: 10761963Abstract: According to example embodiments of the present invention, an object to be monitored is determined, the object being associated with a variable in a code snippet including a plurality of statements. The object is monitored in execution of the plurality of statements. If a plurality of updates of the object are detected in the execution of the plurality of statements, a snapshot associated with each of the updates of the object is created. The snapshot includes a current value of the object and a memory address for the current value of the object.Type: GrantFiled: March 1, 2017Date of Patent: September 1, 2020Assignee: International Business Machines CorporationInventors: Ji Yong Huang, Bin Bin Li, Lin Lu, Jun Zhou
-
Patent number: 10761964Abstract: According to example embodiments of the present invention, an object to be monitored is determined, the object being associated with a variable in a code snippet including a plurality of statements. The object is monitored in execution of the plurality of statements. If a plurality of updates of the object are detected in the execution of the plurality of statements, a snapshot associated with each of the updates of the object is created. The snapshot includes a current value of the object and a memory address for the current value of the object.Type: GrantFiled: March 2, 2017Date of Patent: September 1, 2020Assignee: International Business Machines CorporationInventors: Ji Yong Huang, Bin Bin Li, Lin Lu, Jun Zhou
-
Patent number: 10095604Abstract: Creating additional trace entries by dynamically processing recently captured output data, working data, and input data to diagnose a software error. Integrating additional trace entries in chronological order with conventional trace entries into a single trace dataset for analysis.Type: GrantFiled: June 13, 2014Date of Patent: October 9, 2018Assignee: International Business Machines CorporationInventors: Stephen J. Burghard, Samuel J. Smith, Mark A. Woolley, Andrew Wright
-
Patent number: 10049027Abstract: Creating additional trace entries by dynamically processing recently captured output data, working data, and input data to diagnose a software error. Integrating additional trace entries in chronological order with conventional trace entries into a single trace dataset for analysis.Type: GrantFiled: December 23, 2013Date of Patent: August 14, 2018Assignee: International Business Machines CorporationInventors: Stephen J. Burghard, Samuel J. Smith, Mark A. Woolley, Andrew Wright
-
Patent number: 9998348Abstract: An agent executing on a server identifies a function provided from a PHP library and executed by a PHP server and monitors the function. The present system places an interceptor on a first function in order to the identity of a second function. The second function may be identified from the first function return value from the route object, argument, PHP program state, or some other part of the execution environment at the time the first function is intercepted. From the data analyzed at the time the first function is intercepted, the present system identifies the second function which is also modified with an interceptor. The second function is monitored via the interceptor to determine performance and is associated with a business transaction.Type: GrantFiled: July 31, 2014Date of Patent: June 12, 2018Assignee: Cisco Technology, Inc.Inventors: Andrei Zmievski, Christopher Brichford
-
Patent number: 9823996Abstract: In some aspects, a debugging application can obtain log data from a target device. The log data can be generated from the execution of object code by the target device. The object code can be generated from assembly code for the target device. For each of multiple program counter entries in the log data, the debugging application can identify a correspondence between the program counter entry and a respective portion of the assembly code and simulate a respective operation performed by the execution of the object code. The simulated operation corresponds to the program counter entry. Simulating the execution can include configuring a display device to display a visual indicator for the portion of the assembly code that caused a given operation. The visual indicator is displayed based on the identified correspondence between a portion of the assembly code and a program counter entry from the log data.Type: GrantFiled: March 12, 2015Date of Patent: November 21, 2017Assignee: Landis+Gyr Innovations, Inc.Inventor: Tribhuwan Chandra Kandpal
-
Patent number: 9558096Abstract: Aspects of the disclosure provide a method to support performance analysis. The method includes compiling bytecodes to generate native codes corresponding to the bytecodes in an electronic device, generating a file to include the bytecodes and the corresponding native codes in the file, collecting symbol information to map symbols in the bytecodes with offsets of corresponding native codes, and including the symbol information in the file to enable profiling.Type: GrantFiled: March 13, 2015Date of Patent: January 31, 2017Assignee: Marvell World Trade Ltd.Inventors: Haitao Huang, Liping Gao, Ningsheng Jian, Xinyu Qi, XingXing Pan, Pengfei Li
-
Patent number: 9417993Abstract: Real time analysis of tracing data may identify functions for which tracing may be enhanced or reduced. A tracer that generates function-level data may have an aggregator that summarizes the data. Potential changes to tracing configuration may be identified by analyzing the summarized data to determine whether or not each function is being traced at a level commensurate with that function's impact to the summarized data. Those functions with little significant contribution may have their tracing reduced, while those functions with more significant contribution may have their tracing enhanced. The analysis of the summarized data may be performed in real time in some instances, causing a tracer to change the data collected while an application executes.Type: GrantFiled: August 7, 2015Date of Patent: August 16, 2016Assignee: Microsoft Technology Licensing, LLCInventors: Renat Gataullin, Alexander G. Gounares, Christopher W. Fraser
-
Patent number: 9411707Abstract: Methods, systems, and apparatus, including computer programs encoded on computer storage media, for generated aggregated dependencies between software elements in a code base. One of the methods includes receiving a request to generate implicit dependencies introduced by remote procedure calls in a project. A registration of a remote procedure call is identified, wherein the registration of the remote procedure call specifies a target function and a name for the remote procedure call. An invocation of the remote procedure call using the name for the remote procedure call is identified, wherein the invocation occurs in a source software element of the project. A definition of the target function of the remote procedure call is identified, wherein the target function is defined in a target software element of the project. A new dependency is generated, the new dependency being a dependency from the source software element to the target software element.Type: GrantFiled: September 30, 2015Date of Patent: August 9, 2016Assignee: Semmle LimitedInventors: Joshua George Hale, Luke James Cartey
-
Patent number: 9389992Abstract: A tracing system may use different configurations for tracing various functions in different manners. A configuration may be a group of settings that may define which data elements to collect, as well as the manner in which the data may be summarized, stored, and in some cases, displayed. Example configurations may include debugging configuration, performance optimization configuration, long term monitoring configuration, and others. The tracing system may be able to trace one group of functions with one configuration, while tracing another group of functions in the same application using a different configuration.Type: GrantFiled: August 7, 2015Date of Patent: July 12, 2016Assignee: Microsoft Technology Licensing, LLCInventors: Renat Gataullin, Alexander G. Gounares, Christopher W. Fraser
-
Patent number: 9223679Abstract: According to one embodiment, a debug daemon executed by a processor of a data processing system receives a signal from a first program executed within the data processing system. In response to the signal, a snapshot of a memory region associated with the first program is captured. An analysis tool is identified from a pool of analysis tools based on the signal in view of a set of one or more rules associated with the first program. The analysis tool is invoked to perform an analysis on the snapshot to generate a summary that describes the snapshot. The summary is transmitted from the data processing system to a remote system over a network, without transmitting the snapshot.Type: GrantFiled: February 25, 2014Date of Patent: December 29, 2015Assignee: EMC CorporationInventors: Jenchang Ho, Vasu Sangili, Hyun Kim
-
Patent number: 8855971Abstract: A remote auxiliary tool is created in a graphical model having at least one of a signal or a block. The remote auxiliary tool is non-intrusively attached to one of the signal or the block. The graphical model and the remote auxiliary tool are executed synchronously. At least one of an execution result or a remote auxiliary tool result is output to at least one of a display device, a storage device or a destination device.Type: GrantFiled: August 20, 2007Date of Patent: October 7, 2014Assignee: The MathWorks, Inc.Inventors: Donald Paul Orofino, II, Ramamurthy Mani, Howard Taitel, John Ciolfi
-
Patent number: 8589698Abstract: An approach is provided to receive a request at a first computer system from a second system. The first system generates an encryption key, modifies retrieved source code by inserting the generated encryption key into the source code, and compiles the modified source code into an executable. A hash value of the executable program is calculated and is stored along with the encryption key in a memory area. The executable and the hash value are sent to the second system over a network. The executable is executed and it generates an encrypted result using the hash value and the embedded encryption key. The encrypted result is sent back to the first system where it is authenticated using the stored encryption key and hash value.Type: GrantFiled: May 15, 2009Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Gerald Francis McBrearty, Shawn Patrick Mullen, Jessica Carol Murillo, Johnny Meng-Han Shieh
-
Publication number: 20130080839Abstract: In one embodiment, a method for remotely initiating a software trace on an avionics device operating on an aircraft is provided. The method includes at the avionics device, receiving one or more messages sent from a ground station over an aeronautical datalink to the aircraft, wherein the one or more messages conform to a protocol of the aeronautical datalink. The one or more messages are interpreted to identify any commands for the avionic device therein. If the one or more messages include one or more commands for tracing software on the avionic device, the software on the avionic device is traced in response to the one or more commands. Trace data obtained from tracing the software can be sent to a memory device for storage.Type: ApplicationFiled: September 22, 2011Publication date: March 28, 2013Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Gary Gin
-
Publication number: 20130042154Abstract: An analysis management system (AMS) is described that analyzes the in-field behavior of a program resource installed on a collection of computing devices, such as mobile telephone devices or the like. In operation, the AMS can instruct different devices to collect data regarding different observation points associated with the program resource, thus spreading the reporting load among the devices. Based on the data that is collected, the AMS can update a dependency graph that describes dependencies among the observation points associated with the program resource. The AMS can then generate new directives based on the updated dependency graph. The AMS can also use the dependency graph and the collected data to infer information regarding observation points that is not directly supplied by the collected data.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Applicant: Microsoft CorporationInventors: Sharad Agarwal, Ratul Mahajan, Alice X. Zheng, Paramvir Bahl
-
Publication number: 20120304014Abstract: In a method, system, and computer-readable medium having instructions for performing asynchronous testing of an application that is occasionally connected to an online services system, metadata describing at least a portion of an online services database is retrieved and the at least a portion of the online services database is authorized for replication at a software application, information is determined for an entity for an application database from the metadata, a request is sent for a database using the software application interface and the request has an asynchronous operation call to the database for the entity, an execution of the asynchronous operation call is recorded within a callback function, a response is received for the asynchronous operation call, and a result is determined for the software application performance.Type: ApplicationFiled: August 3, 2012Publication date: November 29, 2012Applicant: SALESFORCE.COM, INC.Inventors: Didier Prophete, Ronald Fischer, Sönke Rohde, Amol Hardikar, Madhav Pathak, Mark Movida, Artur Kesel
-
Publication number: 20120159261Abstract: User interface technologies for viewing the state of threads of a target parallel application, such as a massively parallel application intended to run on a GPGPU system, during debugging of the target parallel application are disclosed. The target parallel application includes a kernel, and the kernel includes a set of threads. Coalesced thread information of the threads is presented with the user interface technologies based on user-controllable criteria.Type: ApplicationFiled: December 20, 2010Publication date: June 21, 2012Applicant: MICROSOFT CORPORATIONInventors: Paul Edward Maybee, Daniel Demetris George Moth
-
Publication number: 20120089868Abstract: A fuzz testing system is described herein that represents event sources, channels, processors, and consumers as first-class entities in an application. Abstracting event-related entities allows fuzzing through injecting, dropping, reordering, and delaying events from within the application. This translates into the ability to localize the areas under test and perform fuzzing in a systematic manner. In some embodiments, the fuzz testing system tests concurrent asynchronous and event-based code, and can generate event streams based on a given statistical distribution. Representing events, event sources, processors, and sinks as first-class objects provides easy access to the event handlers and facilitates implementing fuzzing by introducing event processors between the source and the sink. Thus, the fuzz testing system improves the testability of applications and APIs with asynchronous behavior and provides a uniform framework for introducing fuzz testing into such applications.Type: ApplicationFiled: October 6, 2010Publication date: April 12, 2012Applicant: Microsoft CorporationInventors: Erik Meijer, Dragos A. Manolescu, John Wesley Dyer, Jeffrey Van Gogh
-
Publication number: 20120072777Abstract: To provide a debugging device for a sequence program that provides a debugging environment in which debugging of a sequence program can be executed easily and efficiently. A range setting unit that sets a skipping range to be skipped when a sequence program is executed; an extracting unit that extracts an output contact that is included in the skipping range, and that outputs a value to another range; and a value setting unit that sets a value to the extracted output contact are included.Type: ApplicationFiled: May 27, 2009Publication date: March 22, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Makoto Nonomura
-
Publication number: 20120011404Abstract: A method and/or a system of a processor-agnostic encoded debug architecture in a pipelined environment is disclosed. In one embodiment, a method of a processor includes processing an event specified by a data processing system coupled to the processor to determine a boundary of the event, generating a matrix having combinations of the event and other events occurring simultaneously in the processor, capturing an output data of observed ones of the event and other events, and applying the matrix to generate an encoded debug data of the output data. The method may also include determining which of the combinations are valid based on an architecture of the processor. The event may be a trace-worthy event whose output value cannot be reliably predicted in an executable file in the data processing system and/or a sync event that is specified by a user of the data processing system.Type: ApplicationFiled: September 16, 2011Publication date: January 12, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Dipan Kumar Mandal, Bryan Joseph Thome
-
Publication number: 20110289357Abstract: The invented device includes a central processing unit(s), each CPU including an execution unit coupled to an operand bus and a control unit that controls operation of the execution unit, based on fetched instructions, and a debugging circuit that obtains trace data about how a program is executed in each CPU. The control unit includes a debugging function unit that collects instruction execution analysis data in the CPU. The debugging circuit includes a trace acquisition circuit(s) that imports instruction execution analysis data collected by the debugging function unit and data received from the operand bus via logic circuits used for separate purposes and a trace output circuit(s) for delivering outside the output of the trace acquisition circuit. In the trace acquisition circuit, a sorting logic unit is provided that sorts instruction execution analysis data collected by the debugging function unit and data received from the operand bus.Type: ApplicationFiled: May 19, 2011Publication date: November 24, 2011Inventor: Takahiro SHIINA
-
Publication number: 20110099432Abstract: A usage pattern detector includes a determining module configured to determine that a monitored code feature of a software application has been executed on a first computer. The usage pattern detector also includes a recording module configured to record an indication that the monitored code feature has been used and an indication providing module configured to provide the indication that the monitored code feature has been used to a second computer.Type: ApplicationFiled: October 27, 2009Publication date: April 28, 2011Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Kiran MUNDY, Margaret WASOWICZ
-
Publication number: 20110083123Abstract: A computerized method for automatically locating a root error, the method includes receiving a first log having one or more log messages produced by one or more successful runs of a program, creating a finite state machine (FSM) from the first log of the program, the FSM representing an expected workflow of the program and creating a graph from the first log, the graph illustrating one or more dependencies between two or more components in the program. The method then includes receiving a second log produced by an unsuccessful run of the program, and determining, using a microprocessor, one or more root errors in the second log using the FSM and the graph.Type: ApplicationFiled: October 5, 2009Publication date: April 7, 2011Applicant: Microsoft CorporationInventors: Jian-Guang Lou, Qiang Fu, Jiang Li