Patents Represented by Attorney, Agent or Law Firm J. P. Violette
-
Patent number: 5978825Abstract: A method of generating zero detect flag at the output of an adder adding a first vector and a second vector to generate a third vector. A fourth vector is generated from the third vector a carry propagation vector and a carry generation vector. A fifth vector generated using an incremented third vector and an incremented carry propagation vector. A sixth vector generated from the fourth vector and the fifth vector. The bits of the sixth vector bitwise added to obtain the zero detection flag.Type: GrantFiled: November 14, 1997Date of Patent: November 2, 1999Assignee: Crystal Semiconductor Corp.Inventors: James Divine, Jeffrey Niehaus
-
Patent number: 5978293Abstract: A sense amplifier sensing data on a pair of complimentary half-bitlines 301a, 301b connected to a static random access memory cell 300. First and second sensing transistors 405a, 405b amplify a voltage difference between first and second half-bitlines 301 during an active cycle. First and second restore transistors 404a, 404b pull the first and second half-bitlines to corresponding first and second voltage rails in response to the amplified voltage difference. SR Latch 406, 407 retains data from cycle to cycle.Type: GrantFiled: March 19, 1998Date of Patent: November 2, 1999Assignee: Cirrus Logic, Inc.Inventor: Ronald T. Taylor
-
Patent number: 5963262Abstract: A system and method for conversion of graphics from computer graphics formats to television formats is disclosed. More particularly, an improved scaling and flicker reduction system and method is disclosed for scaling personal computer (PC) graphics formats into different resolution television (TV) formats and for reducing flicker due to the conversion process of interlacing non-interlaced PC graphics to match interlaced TV formats. The scaling implementation reduces line buffer requirements by using a conditional scaling technique for converting graphics from a PC resolution format to a TV resolution format. The flicker reduction implementation provides a two-dimensional adaptive filter that selects between multiple filters so that different parts of an image may have different flicker reduction and different levels of trade off between flicker reduction and resolution.Type: GrantFiled: June 30, 1997Date of Patent: October 5, 1999Assignee: Cirrus Logic, Inc.Inventors: Ligang Ke, Juergen M. Lutz
-
Patent number: 5960401Abstract: A method of processing exponent data in an audio decoder. A first block of audio data is received including encoded exponent data. The encoded exponent data is packed into packed encoded words and stored in memory. Exponents are generated from the packed encoded words in memory for processing the first block of audio data. A second block of audio data is received. A determination is made as to whether a reuse flag has been set for the second block, and if the reuse flag has been set, exponents are generated from the packed encoded words memory for processing the second block of data.Type: GrantFiled: November 14, 1997Date of Patent: September 28, 1999Assignee: Crystal Semiconductor CorporationInventors: Raghunath Rao, Miroslav Dokic
-
Patent number: 5943365Abstract: Modem technology is implemented in a system including a personal computer (PC) to enable communication over a PSTN using communication software which includes a DC and near-DC signal suppresser.Type: GrantFiled: November 8, 1996Date of Patent: August 24, 1999Assignee: Cirrus Logic, Inc.Inventors: Guozhu Long, Gunnar Holm
-
Patent number: 5926505Abstract: Modem technology is implemented in a system including a personal computer (PC) to enable communication over a PSTN using communication software which includes a mapping algorithm for mapping data into u-law signal points, which are divided into segments with different distances.Type: GrantFiled: October 16, 1996Date of Patent: July 20, 1999Assignee: Cirrus Logic, Inc.Inventor: Guozhu Long
-
Patent number: 5923273Abstract: A reduced power FIR filter may be utilized as the digital decimation filter for a delta sigma ADC. The FIR filter utilizes a serial bit stream which is part of the control path of the filter. Thus, operations of the circuitry which comprises the filter may be controlled depending upon the data presented at the output of the delta sigma modulator. In particular, filter operations may be enabled only for a given digital state, for example, a digital 1 state. Thus, the filter operations may be enabled only for typically half of the bits from the serial bit stream and the power usage of the digital filter is significantly reduced.Type: GrantFiled: November 18, 1996Date of Patent: July 13, 1999Assignee: Crystal Semiconductor CorporationInventor: Douglas F. Pastorello
-
Patent number: 5917917Abstract: A sound or music synthesizer includes a reverberation simulator having a substantially reduced volatile storage, random access memory, or buffer size in comparison to conventional reverberation simulators by decimating the sound signal prior to applying the sound signal to a reverberator and then interpolating the sound signal generated by the reverberator to restore the sample frequency. The substantial reduction in buffer size enables the usage of the reverberator in low-cost, reduced size and single-chip environments.Type: GrantFiled: September 13, 1996Date of Patent: June 29, 1999Assignee: Crystal Semiconductor CorporationInventors: Michael V. Jenkins, Qiujie Dong, Edward M. Veeser
-
Patent number: 5907263Abstract: A voltage controlled oscillator with bias current calibration includes a voltage controlled oscillator 1504. A tuning current source 1510 is coupled to oscillator 1504 in parallel with bias current source 1512 for providing a tuning current to oscillator 1504. A selected control voltage is provided by oscillator 1504 for setting an oscillator output frequency. Control circuitry 1513, 1514 allows adjusting of the tuning current source to optimize bias current.Type: GrantFiled: November 14, 1997Date of Patent: May 25, 1999Assignee: Cirrus Logic, Inc.Inventors: James Divine, Jeffrey Niehaus, John Pacourek, Baker Scott, III
-
Patent number: 5886658Abstract: A novel serial port interface system and method are disclosed. The serial port interface system achieves a three-pin interface mode with only a serial data input pin, a serial data output pin, and a serial clock pin by allocating a bit in an on-chip register to identify a three-pin conversion-done mode. In this three-pin mode, the serial data output pin signals an external device that data is ready to be accessed. Also disclosed with this three-pin conversion-done mode is a single conversion data read and a continuous conversion data read that may be selected through two separate bits in an on-chip register. In another aspect, a multiple register access capability is disclosed that allows multiple on-chip registers to be accessed with a single read/write command. This is accomplished by allocating a register select address in a command register to identify a group of registers, such as all of the set-up registers (gain, offset and configuration).Type: GrantFiled: May 15, 1997Date of Patent: March 23, 1999Assignee: Crystal Semiconductor CorporationInventors: Aryesh Amar, Jerome E. Johnston, Bruce P. Del Signore
-
Patent number: 5824936Abstract: A linear approximation to an exponential decay function exploits the characteristic of an exponential function that, at equal time intervals, the ratio of a parameter value at the beginning of the interval to the parameter value at the end of the interval remains constant. The technique for linear approximation of an exponential decay includes selection of a constant period or interval of time and selection of a constant ratio between the parameter value at the beginning of the constant period and the parameter value at the end of the constant period. In one embodiment, the selected ratio is one-half to exploit a binary arithmetic implementation. For a ratio of one-half, the exponential decay has a "half-life" in which only half the parameter value at the beginning of a period is left at the end of the selected "half-life time period".Type: GrantFiled: January 17, 1997Date of Patent: October 20, 1998Assignee: Crystal Semiconductor CorporationInventors: Timothy J. DuPuis, Melita Jaric
-
Patent number: 5826107Abstract: A high performance Local Bus Peripheral Interface (LBPI) for a computer local bus and high performance peripheral interface(s) uses a pipelined architecture to increase use of available data transfer bandwidth. The LBPI coupled between the computer local bus and peripheral interface(s) is provided a pipelined architecture including a Read Ahead Buffer, a Read Ahead Counter, a Data Out Latch, and a controlling State Machine with a Configuration Register. The LBPI supports DMA and PIO data transfers on the peripheral side. In another embodiment, the LBPI translates memory data transfers into IO data transfers to improve efficiency of IO data transfers. A DMA Timeout Counter is used during DMA mode data transfer operations to prevent the system from indefinitely waiting for an appropriate DMA Request Signal from a selected peripheral. During a DMA mode data transfer operation, forced interrupts may be generated and transmitted to the host in order to emulate a PIO mode data transfer operation.Type: GrantFiled: October 25, 1994Date of Patent: October 20, 1998Assignee: Cirrus Logic, Inc.Inventors: Leslie E. Cline, Edward J. Chejlava, Jr., Anh L. Pham
-
Patent number: 5825244Abstract: An amplifier circuit having four variable impedance nodes is provided. The amplifier has split transconductance current paths. Each half of the amplifier has two such current paths and each current path has a node which may be either a high impedance or low impedance node. Connected between the two nodes is a transistor which is utilized in driving the nodes to their either high or low impedance state. The invention is particularly useful in a folded cascode amplifier used for driving loud speakers. However, the circuitry may also be used in other amplifiers or other applications. Further, the linearity of the amplifier's transfer curve may be improved to provide improved performance for high resistive loads. Thus, a class A-B amplifier is provided which can drive a wide range of resistive loads with varying linearity requirements. Moreover, the amplifier can be programmed to provide a high linearity region depending on the desired application.Type: GrantFiled: March 4, 1996Date of Patent: October 20, 1998Assignee: Crystal SemiconductorInventor: Shyam S. Somayajula
-
Patent number: 5812858Abstract: An apparatus for providing register compatibility between integrated circuits having different register and interrupt configurations is designed to operate with software that was written for previous hardware. Versions of software written for previous hardware attempt non-native register accesses for which the integrated circuit is designed to emulate the non-native register set. Versions of software specifically written for the present hardware attempt native register accesses for which no emulation is necessary. In the preferred embodiment only one physical register set is included on the integrated circuit and a compatibility engine is used when a non-native register access is attempted. The compatibility engine is coupled between a bus interface unit and the physical register set and allows a user or system designer to address a register set of another integrated circuit having a different configuration than the physical register set.Type: GrantFiled: September 25, 1996Date of Patent: September 22, 1998Assignee: Cirrus Logic, Inc.Inventors: Narasimha R. Nookala, Ashutosh S. Dikshit, Daniel G. Bezzant, Stephen A. Smith, Jihad Y. Abudayyeh, Arunachalam Vaidyanathan
-
Patent number: 5808691Abstract: A periodic multi-bit digital signal is synthesized having a frequency that is specified by the frequency of a periodic reference signal that is asynchronous with respect to a sampling clock of the periodic digital signal. In a digital video system, for example, a digital color subcarrier is synthesized and synchronized to a reference frequency of a crystal oscillator that is asynchronous with respect to a digital system clock for the digital video system. The periodic digital signal is generated by an adjustable digital oscillator clocked by the sampling clock. The frequency or phase of the periodic digital signal is compared to the frequency or phase of the periodic reference signal to produce an adjustment value for adjusting the periodic digital signal to synchronize the periodic digital signal with the periodic reference signal. The digital oscillator, for example, generates the periodic digital signal at the sampling rate by periodically incrementing an accumulator with the adjustment value.Type: GrantFiled: December 12, 1995Date of Patent: September 15, 1998Assignee: Cirrus Logic, Inc.Inventors: Ronald D. Malcolm, Jr., Juergen M. Lutz
-
Patent number: 5804990Abstract: A wired combinational logic arrangement responsive to N binary signal sources includes N circuits, one for each source. The circuits drive a common output terminal. Each circuit includes first and second devices for pulling the common terminal to first and second different voltages during successive abutting activation periods. The first device supplies a current to the common terminal that is considerably greater than the current supplied to the common terminal by the second device. The arrangement further includes a third device for pulling the common terminal to the second voltage at all times. The third device supplies a current to the common terminal that is either equal to or less than the current supplied by the second device.Type: GrantFiled: April 17, 1996Date of Patent: September 8, 1998Assignee: Cirrus Logic, Inc.Inventors: Kaushik Popat, Bryan Richter, Stephen A. Smith
-
Patent number: 5801652Abstract: A delta-sigma analog/digital converter is provided for operating in the analog domain to generate a digital value that is to be processed by a digital signal processor (DSP) (26) to provide on the output a digital output. Each data node in each processing element in the DSP (26) is mirrored by the way of a corresponding data node in the mirror circuit (36). This results in the addition of noise via a noise adder (28) such that each data node in the main portion of the DSP (26) that can draw current from the power supply during a transition will have a corresponding complement node in the mirror circuit (36). Each data node in the mirror circuit will add noise via a transition drawing current from the power supply whenever the transition does not occur at the corresponding data node in the main portion of the DSP (26). Therefore, di/dt noise will be added for each cycle, regardless of the data pattern.Type: GrantFiled: October 23, 1996Date of Patent: September 1, 1998Assignee: Cirrus Logic, Inc.Inventor: Xue Mei Gong
-
Patent number: 5790941Abstract: A method for reducing power consumption in a cellular telephone by placing the receiver in a sleep mode when it is determined that the received signal has a sufficiently high quality. The duration of the sleep mode is extended by eliminating the need to resynchronize the receiver clock to the transmitter clock using dotting sequence and synchronizing data in the transmitted control data received after a sleep cycle. This is accomplished by resynchronizing the phase of the symbol clock to the phase of the transmitter clock after a sleep cycle utilizing the respective phase relationships to a low frequency, low power maintenance clock in the receiver which maintains time (and hence edge information) during the sleep mode until reception of the next data frame must begin. The maintenance clock is preferably an off-the-shelf oscillator of the type used in wrist watches.Type: GrantFiled: April 10, 1995Date of Patent: August 4, 1998Assignee: Pacific Communication Sciences, Inc.Inventor: George M. Peponides
-
Patent number: 5787029Abstract: A multiplier using a modified Booth algorithm dissipates power proportional to the magnitude of one of the operands, and logic races are eliminated using iterative networks.Type: GrantFiled: January 10, 1997Date of Patent: July 28, 1998Assignee: Crystal Semiconductor Corp.Inventor: Edwin de Angel
-
Patent number: 5777909Abstract: A high pass filter is provided utilizing a digital filter with coefficients that can be switched to provide for two responses, a fast response and a slow response. A first response is provided by an accumulator block (38) disposed between the output and a summing junction (30) on the input of the digital filter. A multiplexer (40) selects between this accumulator block (38) and a slow response accumulator block (42). The switching is effected with a zero crossing detect circuit (26). When the first and faster response brings the DC level down to a value that is close to zero, the second and slower response is selected to basically lock it to zero.Type: GrantFiled: December 29, 1995Date of Patent: July 7, 1998Assignee: Crystal Semiconductor CorporationInventors: Ka Leung, Sarah Shuangxia Zhu