Patents Represented by Attorney, Agent or Law Firm Steven Lin
-
Patent number: 6650264Abstract: Quadrature sampling architecture and method are disclosed for analog-to-digital converters that provide improved digital output signals over prior quadrature mixing implementations. Sampling circuitry according to the present invention samples an input signal with a first and second sampling signals to produce real and imaginary sampled output signals. The first sampling signal, which is associated with the real sampled output signal, is delayed by one-fourth cycle with respect to the second sampling signal, which is associated with the imaginary sampled output signal. This one-fourth cycle sampling signal difference allows for simplified construction of the sampling circuitry. In addition, filter circuitry according to the present invention processes the real and imaginary digital data output signals so that the imaginary digital data output signal is advanced by one-fourth cycle with respect to the real digital data output signal.Type: GrantFiled: October 7, 1999Date of Patent: November 18, 2003Assignee: Cirrus Logic, Inc.Inventors: Brian P. Lum Shue Chan, Brian D. Green, Donald A. Kerth
-
Patent number: 6650364Abstract: A selectable threshold multimode gain control apparatus and method for a charge coupled device (CCD) or CMOS imaging system includes an automatic gain control (AGC) circuit which continuously controls gain in said CCD system to produce a mutually continuous combined target gain level. A processing system for an imager device includes a camera system for producing an imager signal, a correlated double sample (CDS) circuit for receiving data from an imager, a variable gain amplifier (VGA), an analog-to-digital converter (ADC) coupled to said CDS circuit, a digital gain circuit (DGC) coupled to said ADC, and an automatic gain control (AGC) circuit coupled to said DGC for controlling the CDS circuit and the DGC, as well as shutter timing for shutter gain.Type: GrantFiled: May 8, 1998Date of Patent: November 18, 2003Assignee: Cirrus Logic, Inc.Inventors: Nadi R. Itani, Caiyi Wang, David R. Welland
-
Patent number: 6642876Abstract: A system and method of operating a codec in an operational mode are disclosed. The codec is operated in a digital centric mode. The digital centric mode involves the following: An analog mixer of the codec first mixes analog signals, if any, to produce a mixed analog signal. An analog-to-digital converter converts the mixed analog signal into a converted digital signal. A digital mixer mixes the converted digital signal with digital signals that are otherwise generally unavailable as analog signals to the codec without additional conversions to produce a mixed digital signal. A digital-to-analog converter converts the mixed digital signal into a mixed analog signal. A digital processor may perform digital effects processing on the mixed digital signal to add digital effects to the mixed digital signal. The codec is still able to alternatively operate in an analog centric mode, a host processing mode, or a multi-channel mode.Type: GrantFiled: July 26, 2002Date of Patent: November 4, 2003Assignee: Cirrus Logic, Inc.Inventors: Krishnan Subramoniam, Jens Puchert, Brian K. Straup
-
Patent number: 6642879Abstract: A method and system for powering down an analog-to-digital converter (“ADC”) into a sleep mode are disclosed. If the ADC receives a normal set of pulses for a serial clock signal of the ADC, a serial interface controller outputs converted data requested by a user through a serial interface. Also, if the ADC receives a sleep set of pulses for the serial clock signal, a state machine of the ADC powers down the ADC into a sleep mode in which at least parts of the ADC are operated at a reduced power consumption level. Furthermore, if the ADC is in the sleep mode and the ADC receives a wake-up set of pulses for the serial clock signal, the state machine powers back up the ADC from the sleep mode.Type: GrantFiled: July 16, 2001Date of Patent: November 4, 2003Assignee: Cirrus Logic, Inc.Inventors: Aryesh Amar, Philip Steiner
-
Patent number: 6629089Abstract: A robust Artificial Neural Network controller is proposed for the motion control of a magnetic disk drive voice coil motor (voice coil motor). The neural controller is used to approximate the nonlinear functions (actuator electromechanical dynamics) of the voice coil motor while having on line training. One main advantage of this approach, when compared with standard adaptive control, is that complex dynamical analysis is not needed. Using this design, not only strong robustness with respect to uncertain dynamics and non-linearities can be obtained, but also the output tracking error between the plant output and the desired reference can asymptotically converge to zero. Additionally, standard offline training, utilizing training vectors to stimulate the voice coil motor, is not required.Type: GrantFiled: September 29, 2000Date of Patent: September 30, 2003Assignee: Cirrus Logic, Inc.Inventor: Lou Supino
-
Patent number: 6617934Abstract: A phase locked loop in an imaging system is used to generate signals on one of eight equal phase steps within a clock period. The phase locked loop outputs eight clock phases, or four clock phases and their complements, each running at the pixel rate, eliminating the need for higher speed circuitry. According to one embodiment, the phase locked loop employs an oscillator with three inverting stages and one non-inverting stage. The output of each stage is shifted in phase 45 degrees from the previous one, in terms of pixel clock rate. Differential stages are employed so that the delay of the inverting and non-inverting stage are the same. According to the present invention, the output of the last stage is swapped onto the input of the first stage, making it non-inverting without path delay, permitting oscillation with each stage's output remaining at 45 degrees of the previous stage's phase.Type: GrantFiled: March 31, 1999Date of Patent: September 9, 2003Assignee: Cirrus Logic, Inc.Inventors: Douglas R. Holberg, Sandra M. Johnson
-
Patent number: 6614285Abstract: Power available to an integrator circuit is controlled so that relatively high power is provided during one phase of operation, such as during an interval when slewing in a device is expected and relatively low power is provided during another phase. In one implementation, increased power is provided by switching in parallel current mirrors when power demands are expected to be high, whether or not high power is actually needed in a particular interval. The techniques are particularly useful when applied to clocked integrator circuits.Type: GrantFiled: April 3, 1998Date of Patent: September 2, 2003Assignee: Cirrus Logic, Inc.Inventors: Wai Laing Lee, Dan Kasha, Axel Thomsen
-
Patent number: 6604120Abstract: A digital parallel multiplier has encoders for each segmented bit pair of the multiplier input data which select one of 4 coefficients, based on the sum of the bit pair, that are then applied to the multiplicand input data. The addition of the rows of the scaled multiplicand input data is performed with adders with two data inputs (plus carryin). These adders are cascaded such that normally invalid data ripples through the adder before the final result is achieved. By controlling the time power is applied to the adders most of the intermediate states are eliminated.Type: GrantFiled: September 4, 1997Date of Patent: August 5, 2003Assignee: Cirrus Logic, Inc.Inventor: Edwin De Angel
-
Patent number: 6597240Abstract: An apparatus and method for limiting the output current in a switched mode amplifier are implemented. The apparatus includes a driver amplifier configurable for selective operation in one of three modes. The amplifier is operable for transitioning between the first mode and one of the second and third modes in response to a state of an output node of the driver. Bias circuitry, configurable for selective coupling to the driver amplifier is operable for limiting the output current of the amplifier in the first operating mode.Type: GrantFiled: April 2, 2001Date of Patent: July 22, 2003Assignee: Cirrus Logic, Inc.Inventors: Eric Walburger, John Laurence Melanson
-
Patent number: 6594284Abstract: A network arrangement uses a poll select control protocol and a loop back arrangement at each node for equalizing transmission delay from each node to a central station. Delays at each node can be adjusted to start timing in response to a broadcast signal indicating an amount of delay to be applied from the start of a synchronization interval to the beginning of transmission of data collected at the nodes. The arrangement is particularly useful in the field of data acquisition and particularly in the area of seismic sensing.Type: GrantFiled: September 16, 1998Date of Patent: July 15, 2003Assignee: Cirrus Logic, Inc.Inventors: Joel Page, Edwin De Angel, Wai Laing Lee, Lei Wang, Hong Helena Zheng, Chung-Kai Chow
-
Patent number: 6594716Abstract: An integrated data storage control system provides, in a single integrated circuit, RDC, servo logic, ATA interface, microprocessor, and other formerly discrete components in one highly integrated system design. The integrated circuit is rendered using a single integrated circuit technology type (e.g., digital CMOS) for all components. Analog and digital circuits are combined in such a way as to eliminate or reduce noise or interference in digital circuits from analog circuit components. Individual elements may have their outputs and inputs MUXed together such that individual elements can be selectively switched (during testing modes) such that the integrated circuit emulates or behaves in the same or similar manner as one of the prior art components. The present invention may be applied to magnetic hard disk drives (HDDs) or other types of storage devices such as floppy disk controllers, optical disk drives (e.g., CD-ROMs and the like), tape drives, and other data storage devices.Type: GrantFiled: June 28, 2001Date of Patent: July 15, 2003Assignee: Cirrus Logic, Inc.Inventors: Siamack Nemazie, Kaushik Popat, Balaji Virajpet, William R. Foland, Jr., Roger McPherson, Maoxin Wei, Vineet Dujari, Shiang-Jyh Chang
-
Patent number: 6587434Abstract: The present invention includes an intelligent router and method for improving the routing of datagrams, resulting in increased effective bandwidth over networks of high latency. The intelligent router can be used alone or in combination with a second intelligent router. An intelligent router buffers data bound for a destination node within the router itself until the destination node has available space. In addition, the intelligent router of the present invention may continue to transmit a datagram without waiting for confirmation of receipt of a previous datagram. Also, retransmission requests can be ignored until a later time to accommodate for the delay in the network. When using multiple intelligent routers communicating with each other, only the erroneous portions of individual datagrams need to be resent. Routing between two intelligent routers eliminate or reduces the transmission of redundant data being sent.Type: GrantFiled: August 10, 1999Date of Patent: July 1, 2003Assignee: Cirrus Logic, IncInventor: Robert E. Cousins
-
Patent number: 6584156Abstract: Flexible VLSI architecture implements of MPEG video processing unit (VPU) for encoding and decoding. In encoding mode, VPU performs compression operations on digitized video input per MPEG standard; and in decoding mode, VPU performs decompression operations on video bitstream per MPEG standard. VPU modules include: Discrete Cosine Transformation (DCT), Inverse Discrete Cosine Transformation (IDCT), Quantization (QNT), Inverse Quantization (IQ), Variable Length Encoding (VLC), Variable Length Decoding (VLD) and Motion Compensation (MC). VPU functions in half duplex, and hardware modules are shared between encode/decode modes. Architecture provides low-cost, flexible and efficient solution to implement real-time MPEG codec. Specific system configuration is not required, and general interface supports various operating conditions.Type: GrantFiled: July 17, 1998Date of Patent: June 24, 2003Assignee: Stream Machine CompanyInventors: Mingning Gu, Chenhui Feng
-
Patent number: 6577689Abstract: A phase lock loop is provided for recovering timing information from a received data signal in a 100Base-TX receiver. The phase lock loop includes a phase encoder (803) for generating a reference phase error. An output phase value on a bus (809) is subtracted from the reference phase value on line (805) with a subtraction block (813) to generate a phase error. This phase error is averaged and decimated over a predetermined number of potential symbol transitions in the received signal. The output phase error is provided from a block (815) on a line (817) to a loop filter. This output is provided only once for each decimation operation such that the loop filter can operate at a lower clock rate. The phase error output is then utilized to select one of multiple clocks that correspond to the phase error, these being incremental phase clocks referenced to a master clock. This utilizes a clock multiplexer (1427) to select one of the multiple clock inputs which are delayed in phase off of the master clock.Type: GrantFiled: April 23, 1999Date of Patent: June 10, 2003Assignee: Cirrus Logic, Inc.Inventors: Eric Smith, Vivek Telang, Stephen Hodapp
-
Patent number: 6567233Abstract: There is a need for low-cost and reliable shock-sensing methods in magnetic hard-disk drives to maintain data integrity when a drive is subjected to external shocks. The present invention uses a novel shock-sensing method that is both reliable and low-cost, using a modified head preamplifier to detect servo fields from adjacent disk surfaces, as well as the disk surface being written or read. Servo fields on adjacent surfaces may be staggered. When a write head is writing data to a data field on a disk surface, a read head may be reading a servo field from an adjacent surface, insuring that the write head is on-track. By staggering the servo fields from surface to surface, shock may be sensed by measuring displacement of read heads on adjacent surfaces between servo sectors on the write surface. In addition, the use of a shock sensor or the like may be eliminated, reducing drive component cost.Type: GrantFiled: November 19, 1999Date of Patent: May 20, 2003Assignee: Cirrus Logic, Inc.Inventors: Kok-Kia Chew, Gerald Keith Lunn
-
Patent number: 6563505Abstract: A graphics controller circuit for minimizing an amount of data received from a host. The graphics controller circuit includes a register file with a plurality of registers. The graphics controller accepts commands addressed to virtual registers, and generates plurality of instructions including an instruction to access one of the registers in the register file. By using such a virtual register number in a command and generating several instructions in response thereto, the graphics controller circuit of the present invention minimizes the amount of data host sends over the system bus.Type: GrantFiled: June 20, 1996Date of Patent: May 13, 2003Assignee: Cirrus Logic, Inc.Inventors: Karl Scott Mills, Richard Charles Andrew Owen, Mark Emil Bonnelycke
-
Patent number: 6560451Abstract: An analog multiplier or mixer that mixes a signal fc with a square wave local oscillator improves heterodyning operation of a circuit. In various square wave analog multiplier or mixer embodiments, heterodyning performance is improved in noise reduction, saturation performance, linearity, and other measures by adding a DC current path in parallel to a signal current path of the multiplier or mixer. The parasitic capacitances, noise, and nonlinearity problems in a heterodyning circuit are solved by adding a path to a square wave mixer for carrying the signal current and the DC current on different paths. An apparatus includes a circuit coupled between a first voltage reference and a second voltage reference. The circuit includes a first square wave oscillator branch and a second square wave oscillator branch. The first square wave oscillator branch is driven by a square wave oscillator signal and the second square wave oscillator branch is driven by an inverse of the square wave oscillator signal.Type: GrantFiled: October 15, 1999Date of Patent: May 6, 2003Assignee: Cirrus Logic, Inc.Inventor: Shyam S. Somayajula
-
Patent number: 6560055Abstract: Defect management for automatic track processing without an ID field, processes defect information for a track on a magnetic media within a disk drive system. A system which uses any method of defect management including linear replacement, sector slipping, cylinder slipping or segment slipping, can be supported. A physical sector number for each sector is translated to a logical sector number relating to the order of data on a track. This translation of the physical sector number to a logical sector number for automatic track processing can be accomplished using any one of three methods: 1) a track defect table can be built in the buffer RAM; 2) the defect information can be written in the header of every sector; or 3) a system FIFO, located in the onboard logic, can be used to manage the defect list. In the second method, the header subfield comprises four defect records.Type: GrantFiled: May 2, 1995Date of Patent: May 6, 2003Assignee: Cirrus Logic, Inc.Inventors: Siamack Nemazie, John Schadegg
-
Patent number: 6559692Abstract: A multi-path unity gain buffer circuit and method are implemented in a slew amplifier. The multi-path unity buffer has a high frequency signal path and a low frequency signal path. The high frequency signal path has a differential amplifier powered for providing a high frequency, low accuracy buffering operation. The low frequency signal path is coupled to the high frequency signal path. The low frequency signal path has an operational amplifier powered to provide a low frequency, high bandwidth buffering operation. An output of the operational amplifier is fed back to an input of the operational amplifier through a current varying element that varies current levels of the input of the operational amplifier to remove a level shift of an output signal of the differential amplifier.Type: GrantFiled: April 23, 1999Date of Patent: May 6, 2003Assignee: Cirrus Logic, Inc.Inventors: Eric Kimball, Perry Heedley, Baker Scott, Eric Smith, Stephen Hodapp, Sumant Ranganathan, Mohammad Navabi
-
Patent number: 6557051Abstract: A serial interface or port is configured so that: a Read command and a Write command can be performed substantially simultaneously; a shortened Read command, followed by another Read command, can be performed in reduced time, due to the shortening of the first Read command; and a continuous stream of Read commands can be performed consecutively with no time delay By performing Read and Write commands simultaneously on associated channels at a serial interface, the time required for such performance is reduced by as much as 50 percent.Type: GrantFiled: January 15, 2000Date of Patent: April 29, 2003Assignee: Cirrus Logic, Inc.Inventor: Douglas F. Pastorello