Patents Assigned to Altera Corporation
-
Patent number: 10437743Abstract: The present embodiments relate to interface circuitry between a serial interface circuit and an array of processing elements in an integrated circuit. The interface circuitry may include a daisy chain of feeder circuits and a daisy chain of drain circuits. If desired, the interface circuitry may include multiple daisy chains of feeder circuits and/or multiple daisy chains of drain circuits. These multiple daisy chains of feeder circuits and drains circuits may be coupled in parallel, respectively. In some embodiments, the interface circuitry may include synchronization circuitry that is coupled between the daisy chains of drain circuits and the serial interface circuit. Pipeline register stages between feeder circuits and/or between drain circuits may enable the placement of the feeder circuits and/or the drain circuits spatially close to the processing elements of the array of processing elements.Type: GrantFiled: April 1, 2016Date of Patent: October 8, 2019Assignee: Altera CorporationInventors: Davor Capalija, Andrei Mihai Hagiescu Miriste, John Stuart Freeman, Alan Baker
-
Patent number: 10439615Abstract: The present embodiments relate to clock-data phase alignment circuitry in source-synchronous interface circuits. Source-synchronous interface standards require the transmission and reception of a clock signal that is transmitted separately from the data signal. On the receiver side, the clock signal must be phase shifted relative to the data signal to enable the capture of the data. Clock-data phase alignment circuitry is presented that may receive a differential clock with complementary clock signals CLK_P and CLK_N. An adjustable delay circuit and clock distribution network may delay clock signal CLK_P and provide the delayed clock signal to a storage circuit that may store the data signal. A replica clock distribution network and a replica adjustable delay circuit may form a feedback path and provide the delayed first clock signal back to clock phase adjustment circuitry which may control the adjustment of the adjustable delay circuit and the replica adjustable delay circuit.Type: GrantFiled: January 14, 2019Date of Patent: October 8, 2019Assignee: Altera CorporationInventors: Dinesh Patil, Kok Hong Chan, Wai Tat Wong, Chuan Thim Khor
-
Patent number: 10439795Abstract: Circuitry and methods of operation thereof for video communication are described herein. The circuitry described herein may be programmable circuitry. The circuitry may include a receiver circuit and/or a transmitter circuit and one of the provided techniques includes receiving and/or transmitting video data. The receiver circuit may include a detector circuit that is used to determine the data rate of the received video data stream. The circuitry may further include a transmitter circuit for transmitting data streams. The transmitter circuit may be configured during runtime based on the data rate of a data stream that is being transmitted. The data rate of the video data stream may be associated with a video standard. In some instances, irrespective of the data rate of the data stream being transmitted, a constant reference clock may be used in the transmitter circuit. The circuitry discussed herein can support multiple protocol data paths.Type: GrantFiled: November 29, 2017Date of Patent: October 8, 2019Assignee: Altera CorporationInventors: Boon Hong Oh, Chee Wai Yap
-
Patent number: 10431269Abstract: Integrated circuits with volatile random-access memory cells are provided. A memory cell may be coupled to write bit lines and a read bit line. The write bit line may not be coupled to any precharge circuitry. The read bit line may only be precharged during memory access operations. In one suitable arrangement, the read bit line may be precharge immediately after an address decoding operation and before an evaluation phase. In another suitable arrangement, the read bit line may be precharged after an addressing decoding operation and in parallel with the evaluation phase. In either arrangement, a substantial amount of leakage and active power can be reduced.Type: GrantFiled: February 4, 2015Date of Patent: October 1, 2019Assignee: Altera CorporationInventors: Rajiv Kumar, Wei Yee Koay, Kuan Cheng Tang
-
Patent number: 10416910Abstract: One embodiment relates to a method of saving power in a memory subsystem. A first procedure is performed to save memory controller power by changing a clock toggle rate, and a second procedure is performed to save memory subsystem power by changing a clock frequency for the memory subsystem. A third procedure is performed to rebound back to full speed. Another embodiment relates to a memory subsystem which includes a memory controller, a memory, and a physical input/output interface. The memory controller performs at least a first procedure to save memory controller power by changing a clock toggle rate. Other embodiments and features are also disclosed.Type: GrantFiled: September 20, 2016Date of Patent: September 17, 2019Assignee: Altera CorporationInventor: Siaw Kang Lai
-
Patent number: 10417374Abstract: A method for designing a system on a target device includes synthesizing the system. The system is placed on the target device. The system is routed on the target device. Register retiming is performed on the system by applying timing analysis constraints, retiming constraints, bound constraints, and ordering constraints when solving for retiming labels that represent a number and direction of register movement along a path between nodes in the system, and arrival times on all nodes in the system to reflect the maximum delay in the system, to improve timing and meet target delay constraints.Type: GrantFiled: May 9, 2016Date of Patent: September 17, 2019Assignee: Altera CorporationInventor: Mahesh A. Iyer
-
Patent number: 10417004Abstract: Circuitry operating under a floating-point mode or a fixed-point mode includes a first circuit accepting a first data input and generating a first data output. The first circuit includes a first arithmetic element accepting the first data input, a plurality of pipeline registers disposed in connection with the first arithmetic element, and a cascade register that outputs the first data output. The circuitry further includes a second circuit accepting a second data input and generating a second data output. The second circuit is cascaded to the first circuit such that the first data output is connected to the second data input via the cascade register. The cascade register is selectively bypassed when the first circuit is operated under the fixed-point mode.Type: GrantFiled: June 28, 2017Date of Patent: September 17, 2019Assignee: Altera CorporationInventor: Martin Langhammer
-
Patent number: 10417169Abstract: The present disclosure provides a link assist capability that may be added to a compiled design that includes a transceiver. The transceiver with the link assist capability may be dynamically reconfigured to operate in a link assist mode, which is a diagnostic and test mode. The link assist mode may interact with a HSSI link partner, or a design software tool, or a user-defined program. The link assist mode may also facilitate remote debugging. One embodiment relates to an apparatus for serial interface link assist. Another embodiment relates to a method of dynamic reconfiguration of transceiver settings. Another embodiment relates to a method of tuning a bidirectional serial link. Other features, aspects and embodiments are also disclosed.Type: GrantFiled: September 13, 2016Date of Patent: September 17, 2019Assignee: Altera CorporationInventors: Han Hua Leong, Suresh Gordhanlal Andani, Peter Schepers
-
Patent number: 10417362Abstract: A method for processing signals in a system includes deriving a signal activity for a signal from a timing requirement assignment for the signal.Type: GrantFiled: November 18, 2014Date of Patent: September 17, 2019Assignee: Altera CorporationInventors: David Neto, Vaughn Betz, Jennifer Farrugia, Meghal Varia
-
Patent number: 10409626Abstract: A virtualization platform for Network Functions Virtualization (NFV) is provided. The virtualization platform may include a host processor coupled to an acceleration coprocessor. The acceleration coprocessor may be a reconfigurable integrated circuit to help provide improved flexibility and agility for the NFV. To help improve performance predictability, a hierarchical accelerator registry may be maintained on the coprocessor and/or on local servers. The accelerator registry may assign different classes and speed grades to various types of available resources to help the virtualized network better predict certain task latencies. The accelerator registry may be periodically updated based on changes detected in the local storage and hardware or based on changes detected in remote networks.Type: GrantFiled: October 6, 2016Date of Patent: September 10, 2019Assignee: Altera CorporationInventors: Allen Chen, Abdel Rabi
-
Publication number: 20190273504Abstract: An integrated circuit includes a signal network and a phase detector circuit. The signal network includes an adjustable delay circuit. The adjustable delay circuit is coupled at an intersection in the signal network between branches of the signal network. The signal network generates a first signal at a first leaf node of the signal network in response to a second signal. The signal network generates a third signal at a second leaf node of the signal network in response to the second signal. The phase detector circuit compares phases of the first and third signals to generate a phase detection signal. The adjustable delay circuit adjusts a delay provided to the first signal relative to the second signal to reduce a skew between the first and third signals based on the phase detection signal indicating that the first and third signals have the skew.Type: ApplicationFiled: May 16, 2019Publication date: September 5, 2019Applicant: Altera CorporationInventors: David Mendel, Carl Ebeling, Dana How, Mahesh Iyer
-
Patent number: 10404627Abstract: Systems and methods are disclosed for buffering data using a multi-function, multi-protocol first-in-first-out (FIFO) circuit. For example, a data buffering apparatus is provided that includes a mode selection input and a FIFO circuit that is operative to buffer a data signal between a FIFO circuit input and a FIFO circuit output, wherein the FIFO circuit is configured in an operating mode responsive to the mode selection signal.Type: GrantFiled: August 14, 2017Date of Patent: September 3, 2019Assignee: Altera CorporationInventors: Huy Ngo, Keith Duwel, Vinson Chan, Divya Vijayaraghavan, Curt Wortman
-
Patent number: 10394997Abstract: A method for designing a system on a target device includes generating a solution for the system. A solution for a module of the system identified by a user is preserved. The preserved solution for the module is implemented at a location on the target device identified by the user.Type: GrantFiled: September 18, 2018Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Mark Stephen Wheeler, Gordon Raymond Chiu
-
Patent number: 10394734Abstract: Devices and methods of providing drivers for software and hardware systems to avoid additional polling or interrupt mechanisms are provided. An electronic device includes a processor supporting a device driver to perform a data packet receiving operation or data packet transmission operation. The device driver causes the processor to receive one or more data packets to a port of the processor according to a time-synchronization protocol. The device driver polls the DMA feature for a completion status of the storing. The device driver causes the processor to determine a timestamp of the one or more data packets and to complete the data packet receiving operation without the device driver causing the processor to perform a polling operation or an interrupt operation to retrieve the timestamp of the one or more data packets.Type: GrantFiled: July 1, 2016Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Sita Rama Chandrasekhar Mallela, Yu Ying Choo
-
Patent number: 10394991Abstract: An offloading engine integrated circuit that includes soft processors may be implemented using an aggregated profiler and a soft processor system generation tool. In particular, the aggregated profiler may generate a suggested configuration for soft processors within the integrated circuit. The soft processor system generation tool may use inputs based on the suggested configuration to generate a configuration bit stream that is used to configure the integrated circuit. Soft processors within the integrated circuits may be arranged in soft processors columns. Parameters for the soft processors and the soft processor columns may be dynamically reconfigured. The parameters may include sizes for each soft processor column, a number of soft processor columns, types (e.g., processor architecture types) of each processor. Multiple soft processor columns may also be grouped together to complete a single task. Interface circuitry may regulate information flow to and from the soft processor columns.Type: GrantFiled: October 6, 2016Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Chee Nouk Phoon, Chee Hak Teh, Kenneth Chong Yin Tan, Kah Wai Lee
-
Patent number: 10394981Abstract: A programmable integrated circuit includes rows of circuit blocks and up and down driving vertical interconnect resources. Each of the up and down driving vertical interconnect resources comprises a programmable signal path coupled to at least two of the rows of circuit blocks. A defect in any one of the up driving vertical interconnect resources in the programmable integrated circuit causes circuit blocks in a different set of the rows to store incorrect values compared to defects in the up driving vertical interconnect resources that originate in different ones of the rows of circuit blocks. A defect in any one of the down driving vertical interconnect resources in the programmable integrated circuit causes circuit blocks in a different set of the rows to store incorrect values compared to defects in the down driving vertical interconnect resources that originate in different ones of the rows of circuit blocks.Type: GrantFiled: April 21, 2016Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Kalyana Kantipudi, Neil Da Cunha
-
Patent number: 10394737Abstract: Integrated circuit packages with multiple integrated circuit dies are provided. A multichip package may include a substrate, a main die that is mounted on the substrate, and multiple transceiver daughter dies that are mounted on the substrate and that are coupled to the main die via corresponding Embedded Multi-die Interconnect Bridge (EMIB) interconnects formed in the substrate. Each of the main die and the daughter dies may include configurable adapter circuitry for interfacing with the EMIB interconnects. The adapter circuitry may include FIFO buffer circuits operable in a 1x mode or 2x mode and configurable in a phase-compensation mode, a clock-compensation mode, an elastic mode, and a register bypass mode to help support a variety of communications protocols with different data width and clocking requirements. The adapter circuitry may also include boundary alignment circuitry for reconstructing (de)compressed data streams.Type: GrantFiled: December 18, 2015Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Huy Ngo, Keith Duwel, David W. Mendel
-
Patent number: 10394990Abstract: Devices and methods for initializing one or more registers of a programmable integrated circuit (IC) to store an initial condition value are provided. A first bitstream that programs the region of the IC to supply the initial condition value to the one or more registers is first programmed on the IC. Then, once the registers are initialized with the initial condition value, a second bitstream is subsequently programmed to the region of the IC to supply values associated with a function of the design to the one or more registers.Type: GrantFiled: September 27, 2016Date of Patent: August 27, 2019Assignee: Altera CorporationInventors: Kalen Brunham, Kevin Nealis, Yi Peng, Scott Weber
-
Patent number: 10389341Abstract: One embodiment relates to an integrated circuit with an array of modular physical layer (PHY) slice circuits that are configured into multiple synchronous groups. Each synchronous group receives a delayed synchronous pulse signal provided by a chain of synchronous delay circuits. Another embodiment relates to an array of modular PHY slice circuits, each of which includes a manager circuit that manages the modular PHY slice circuit, a remap circuit that remaps interconnect redundancy, and an input-output module that provides outbound control and data streams and receives inbound control and data streams.Type: GrantFiled: December 28, 2015Date of Patent: August 20, 2019Assignee: Altera CorporationInventor: Chee Hak Teh
-
Patent number: 10387603Abstract: A first circuit design description may have registers and combinational gates. Circuit design computing equipment may perform register retiming on the first circuit design description, whereby registers are moved across combinational gates during a first circuit design implementation. An engineering-change-order (ECO) of the first circuit design may result in a second circuit design. The differences between the first and second circuit designs may be confined to a region-of-change. The circuit design computing equipment may preserve the results from the first circuit design implementation and re-use portions of these results during the implementation of the second circuit design.Type: GrantFiled: June 7, 2018Date of Patent: August 20, 2019Assignee: Altera CorporationInventors: Nishanth Sinnadurai, Gordon Raymond Chiu