Patents Assigned to Coherent Logix, Incorporated
-
Publication number: 20130121447Abstract: A receiver system and method for recovering information from a symbol data sequence Y. The symbol data sequence Y corresponds to a symbol data sequence X that is transmitted onto the channel by a transmitter. The symbol data sequence X is generated by the transmitter based on associated information bits. At the receiver, a set of two or more processors operate in parallel on two or more overlapping subsequences of the symbol data sequence Y, where each of the two or more overlapping subsequences of the symbol data sequence Y corresponds to a respective portion of a trellis. The trellis describes redundancy in the symbol data sequence Y. The action of operating in parallel generates soft estimates for the associated information bits. The soft estimates are useable to form a receive message corresponding to the associated information bits.Type: ApplicationFiled: January 4, 2013Publication date: May 16, 2013Applicant: COHERENT LOGIX INCORPORATEDInventor: COHERENT LOGIX INCORPORATED
-
Patent number: 8438510Abstract: System and method for developing an ASIC. A software program may be stored which includes program instructions which implement a function. The software program may be executed on a processing system at a desired system speed and may be validated based on the execution. A first hardware description of at least a portion of the processing system may be stored and may specify implementation of at least a portion of the processing system. A second hardware description may be generated that corresponds to a first portion of the first hardware description. The second hardware description may specify a dedicated hardware implementation of a first portion of the software program executing on the processing system. Generation of the second hardware description may be performed one or more times to fully specify the ASIC. An ASIC may be created which implements the function of the software program.Type: GrantFiled: March 27, 2012Date of Patent: May 7, 2013Assignee: Coherent Logix, IncorporatedInventor: Tommy K. Eng
-
Publication number: 20130089131Abstract: A system and method for wirelessly transmitting audiovisual information. Training information may be stored in a memory. A plurality of packets may be generated, including the training information. The plurality of packets may also include audiovisual information. The plurality of packets may include first information identifying a first training pattern of a plurality of possible training patterns. The first training pattern may specify one or more locations of the training information in the plurality of packets. The first information may be usable by a receiver to determine the first training pattern of the plurality of possible training patterns. The plurality of packets may be transmitted in a wireless manner.Type: ApplicationFiled: November 30, 2012Publication date: April 11, 2013Applicant: COHERENT LOGIX INCORPORATEDInventor: Coherent Logix Incorporated
-
Publication number: 20130031588Abstract: A system and method for wirelessly transmitting audiovisual information. A first plurality of packets including audiovisual information may be generated. A second plurality of packets including error correction coding information for the audiovisual information may be generated. Control information for associating the error correction coding information with the audiovisual information may be generated, and a third plurality of packets including the control information may also be generated. The plurality of packets, including the first, second, and third pluralities of packets, may be transmitted to a mobile device in a wireless manner. The control information may inform the mobile device of the association of the first error correction coding information with the audiovisual information.Type: ApplicationFiled: September 28, 2012Publication date: January 31, 2013Applicant: COHERENT LOGIX INCORPORATEDInventor: COHERENT LOGIX INCORPORATED
-
Patent number: 8358705Abstract: A system and method for wirelessly transmitting audiovisual information. First audiovisual information may be encoded using a first error correction coding method. A plurality of packets may be generated, including the first audiovisual information, second audiovisual information, and control information. The second audiovisual information may not be encoded using the first error correction coding method, and the control information may indicate this. The plurality of packets may be wirelessly transmitted. The control information may be usable by a receiver to determine that the second audiovisual information is not encoded using the first error correction coding method, and may thereby determine that the second audiovisual information is a different service version than the first audiovisual information.Type: GrantFiled: May 29, 2009Date of Patent: January 22, 2013Assignee: Coherent Logix, IncorporatedInventors: Kevin A. Shelby, Peter J. Nysen, Michael B. Doerr
-
Patent number: 8347339Abstract: A system and method for wirelessly transmitting audiovisual information. Training information may be stored in a memory. A plurality of packets may be generated, including the training information. The plurality of packets may also include audiovisual information. The plurality of packets may include first information identifying a first training pattern of a plurality of possible training patterns. The first training pattern may specify one or more locations of the training information in the plurality of packets. The first information may be usable by a receiver to determine the first training pattern of the plurality of possible training patterns. The plurality of packets may be transmitted in a wireless manner.Type: GrantFiled: May 30, 2009Date of Patent: January 1, 2013Assignee: Coherent Logix, IncorporatedInventors: Kevin A. Shelby, Peter J. Nysen, Michael B. Doerr
-
Patent number: 8332896Abstract: A system and method for wirelessly transmitting audiovisual information. A first plurality of packets including audiovisual information may be generated. A second plurality of packets including error correction coding information for the audiovisual information may be generated. Control information for associating the error correction coding information with the audiovisual information may be generated, and a third plurality of packets including the control information may also be generated. The plurality of packets, including the first, second, and third pluralities of packets, may be transmitted to a mobile device in a wireless manner. The control information may inform the mobile device of the association of the first error correction coding information with the audiovisual information.Type: GrantFiled: May 27, 2009Date of Patent: December 11, 2012Assignee: Coherent Logix, IncorporatedInventors: Kevin A. Shelby, Peter J. Nysen, Michael B. Doerr
-
Patent number: 8230408Abstract: In one embodiment, a hardware implementation of an electronic system may be realized by compiling the HDL description into an executable form and executing the processor instructions. By applying data flow separation technique, the operations of the system can be effectively mapped into the instruction set of complex processors for efficient logic evaluation, in some implementations. An array of interconnected processors may be deployed, in some embodiments, to exploit the inherent parallelism in a HDL description.Type: GrantFiled: June 28, 2005Date of Patent: July 24, 2012Assignee: Coherent Logix, IncorporatedInventor: Tommy Kinming Eng
-
Patent number: 8171436Abstract: System and method for developing an ASIC. A software program may be stored which includes program instructions which implement a function. The software program may be executed on a processing system at a desired system speed and may be validated based on the execution. A first hardware description of at least a portion of the processing system may be stored and may specify implementation of at least a portion of the processing system. A second hardware description may be generated that corresponds to a first portion of the first hardware description. The second hardware description may specify a dedicated hardware implementation of a first portion of the software program executing on the processing system. Generation of the second hardware description may be performed one or more times to fully specify the ASIC. An ASIC may be created which implements the function of the software program.Type: GrantFiled: May 18, 2011Date of Patent: May 1, 2012Assignee: Coherent Logix, IncorporatedInventor: Tommy K. Eng
-
Patent number: 8151305Abstract: A digital television broadcast system with transmission and/or reception of digital television signals for improved mobile reception. The communication layers in the transmit and receive portions of the transmission system can be dynamically modified, e.g., based on usage patterns or current channel characteristics. The transmission system also provides for cross layer control, whereby parameters in various of the communication layers are analyzed to determine appropriate updates to the system configuration.Type: GrantFiled: July 3, 2008Date of Patent: April 3, 2012Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, Peter J. Nysen, Colleen J. McGinn, Kevin A. Shelby
-
Patent number: 8112612Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: May 17, 2010Date of Patent: February 7, 2012Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7987338Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: May 17, 2010Date of Patent: July 26, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7987339Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: June 30, 2010Date of Patent: July 26, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7949969Abstract: System and method for developing an ASIC. A software program may be stored which includes program instructions which implement a function. The software program may be executed on a processing system at a desired system speed and may be validated based on the execution. A first hardware description of at least a portion of the processing system may be stored and may specify implementation of at least a portion of the processing system. A second hardware description may be generated that corresponds to a first portion of the first hardware description. The second hardware description may specify a dedicated hardware implementation of a first portion of the software program executing on the processing system. Generation of the second hardware description may be performed one or more times to fully specify the ASIC. An ASIC may be created which implements the function of the software program.Type: GrantFiled: July 16, 2010Date of Patent: May 24, 2011Assignee: Coherent Logix, IncorporatedInventor: Tommy K. Eng
-
Patent number: 7937558Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: February 8, 2008Date of Patent: May 3, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7801242Abstract: A system and method for estimating a channel spectrum. The method includes: (a) receiving an input signal from a channel, where the input signal includes one or more major echoes and zero or more minor echoes introduced by the channel; (b) identifying the one or more major echoes present in the input signal; (c) identifying the minor echoes from a filtered autocorrelation function of the input signal in response to a determination that there is only one major echo; (d) identifying the minor echoes from a filtered power spectrum of the input signal in response to a determination that there is more than one major echo; (e) computing a channel spectrum estimate from the major echoes and minor echoes; where the channel spectrum estimate is usable to remove at least a portion of the one or more major echoes and one or more minor echoes from the input signal.Type: GrantFiled: January 16, 2008Date of Patent: September 21, 2010Assignee: Coherent Logix, IncorporatedInventors: Jan D. Garmany, William H. Hallidy
-
Patent number: 7761817Abstract: System and method for developing an ASIC. A software program may be stored which includes program instructions which implement a function. The software program may be executed on a processing system at a desired system speed and may be validated based on the execution. A first hardware description of at least a portion of the processing system may be stored and may specify implementation of at least a portion of the processing system. A second hardware description may be generated that corresponds to a first portion of the first hardware description. The second hardware description may specify a dedicated hardware implementation of a first portion of the software program executing on the processing system. Generation of the second hardware description may be performed one or more times to fully specify the ASIC. An ASIC may be created which implements the function of the software program.Type: GrantFiled: May 22, 2007Date of Patent: July 20, 2010Assignee: Coherent Logix, IncorporatedInventor: Tommy K. Eng
-
Patent number: 7415594Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: June 24, 2003Date of Patent: August 19, 2008Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7346013Abstract: A system and method for estimating a channel spectrum. The method includes: (a) receiving an input signal from a channel, where the input signal includes one or more major echoes and zero or more minor echoes introduced by the channel; (b) identifying the one or more major echoes present in the input signal; (c) identifying the minor echoes from a filtered autocorrelation function of the input signal in response to a determination that there is only one major echo; (d) identifying the minor echoes from a filtered power spectrum of the input signal in response to a determination that there is more than one major echo; (e) computing a channel spectrum estimate from the major echoes and minor echoes; where the channel spectrum estimate is usable to remove at least a portion of the one or more major echoes and one or more minor echoes from the input signal.Type: GrantFiled: July 17, 2003Date of Patent: March 18, 2008Assignee: Coherent Logix, IncorporatedInventors: Jan D. Garmany, William H. Hallidy
-
Publication number: 20060005173Abstract: In one embodiment, a hardware implementation of an electronic system may be realized by compiling the HDL description into an executable form and executing the processor instructions. By applying data flow separation technique, the operations of the system can be effectively mapped into the instruction set of complex processors for efficient logic evaluation, in some implementations. An array of interconnected processors may be deployed, in some embodiments, to exploit the inherent parallelism in a HDL description.Type: ApplicationFiled: June 28, 2005Publication date: January 5, 2006Applicant: COHERENT LOGIX INCORPORATEDInventor: Tommy Eng