Patents Assigned to HSIO TECHNOLOGIES, LLC
-
Patent number: 9318862Abstract: An electrical interconnect including a substrate with at least two adjacent layers configured to translate relative to each other between a nominal position and a translated position. A plurality of through holes are formed through the layers from a first surface of the substrate to a second surface of the substrate in both the nominal position and the translated position. At least one contact member is positioned in the through holes with distal portions accessible from the first surface and a proximal portions positioned near the second surface. The proximal portion of the contact members are secured to the substrate near the second surface with a conductive structure. The two adjacent layers of the substrate are translated from the nominal position to the translated position to elastically deform the contact members within the through holes and to displace the distal portions of the contact members toward the conductive structures, respectively.Type: GrantFiled: April 16, 2014Date of Patent: April 19, 2016Assignee: HSIO Technologies, LLCInventor: Jim Rathburn
-
Patent number: 9277654Abstract: An array of composite polymer-metal contact members adapted to form solder free electrical connections with a first circuit member. The contact members include a resilient polymeric base layer and an array of metalized traces printed on selected portions of the base layer. Conductive plating is applied to the metalized layer to create an array of conductive paths. The resilient polymeric base layer, the metalized layer, and the conductive plating have an aggregate spring constant sufficient to maintain distal portions of the contact members in a cantilevered configuration and to form a stable electrical connection between the distal portions and the first circuit member solely by compressive engagement.Type: GrantFiled: May 27, 2010Date of Patent: March 1, 2016Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 9276339Abstract: A surface mount electrical interconnect adapted to provide an interface between contact pads on an LGA device and a PCB. The electrical interconnect includes a socket substrate having a first surface with a plurality of first openings having first cross-sections, a second surface with a plurality of second openings having second cross-sections, and center openings connecting the first and second openings. The center openings include at least one cross-section greater than the first and second cross-sections. A plurality of contact members are located in the socket substrate such that first contact tips are located proximate the first openings, second contact tips are located proximate the second openings, and center portions located in the center openings.Type: GrantFiled: November 29, 2011Date of Patent: March 1, 2016Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 9276336Abstract: A surface mount electrical interconnect to provide an interface between a PCB and contacts on an integrated circuit device. The electrical interconnect includes a substrate with a plurality of recesses arranged along a first surface to correspond to the contacts on the integrated circuit device. Contact members are located in a plurality of the recess. The contact members include contact tips adapted to electrically couple with the contacts on the integrated circuit device. An electrical interface including at least one circuit trace electrically couples the contact member to metalized pads located along a second surface of the substrate at a location offset from a corresponding contact member. A solder ball is attached to a plurality of the metalized pads.Type: GrantFiled: March 2, 2012Date of Patent: March 1, 2016Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9231328Abstract: An interconnect assembly including a resilient material with a plurality of through holes extending from a first surface to a second surface. A plurality of discrete, free-flowing conductive particles is located in the through holes. The conductive particles are preferably substantially free of non-conductive materials. A plurality of first contact tips are located in the through holes adjacent the first surface and a plurality of second contact tips are located in the through holes adjacent the second surface. The resilient material provides the required resilience, while the conductive particles provide a conductive path substantially free of non-conductive materials.Type: GrantFiled: May 27, 2010Date of Patent: January 5, 2016Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 9232654Abstract: A high performance electrical interconnect adapted to provide an interface between terminals on first and second circuit members. The electrical interconnect includes a first circuitry layer with a first surface and a second surface having a plurality of contact pads adapted to electrically coupled with the terminals on the first circuit member. At least one dielectric layer is printed on the first surface of the first circuitry layer. The dielectric layer includes a plurality recesses. A conductive material is deposited in at least a portion of the recesses to create circuit geometry electrically coupled with the first circuitry layer. A second circuitry layer includes a first surface a plurality of contact pads adapted to electrically couple with the terminals on the second circuit member and a second surface attached to the dielectric layers. The circuit geometry electrically couples the first circuitry layer to the second circuitry layer.Type: GrantFiled: October 18, 2011Date of Patent: January 5, 2016Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 9196980Abstract: A surface mount electrical interconnect adapted to provide an interface between solder balls on a BGA device and a PCB. A socket substrate is provided with a first surface, a second surface, and a plurality of openings sized and configured to receive the solder balls on the BGA device. A plurality of electrically conductive contact tabs are attached to the socket substrate so that contact tips on the contact tabs extend into the openings. The contact tips electrically couple with the BGA device when the solder balls are positioned in the openings. Vias electrically couple the contact tabs to contact pads located proximate the second surface of the socket substrate. Solder balls are bonded to the contact pads to electrically and mechanically couple the electrical interconnect to the PCB.Type: GrantFiled: March 13, 2012Date of Patent: November 24, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9184527Abstract: A socket housing and method of making the socket housing. A plurality of dielectric layers are printed with a plurality of recesses on a substrate. The dielectric layers include at least two different dielectric materials. A sacrificial material is printed in the recesses. The assembly is removed from the substrate and the sacrificial material is removed from the recesses. At least one contact member is located in a plurality of the recesses. Distal ends of the contact members are adapted to electrically couple with circuit members.Type: GrantFiled: June 2, 2011Date of Patent: November 10, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9184145Abstract: A semiconductor device packaged adapter for electrically coupling contacts on a first circuit member to contacts on a second circuit member. The adapter typically includes first and second substrates, each with arrays of terminals. Proximal ends of the first terminals on the first substrate are arranged to be soldered to the contacts on the first circuit member and proximal ends of the second terminals on the second substrate are arranged to be soldered to the contacts on the second circuit member. Complementary engaging structures located on distal ends of the first and second terminals engage to electrically and mechanically couple the first circuit member to the second circuit member.Type: GrantFiled: April 25, 2011Date of Patent: November 10, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9136196Abstract: A wafer-level package for semiconductor devices and a method for making the package. At least one dielectric layer is selectively printed on at least a portion of the semiconductor devices creating first recesses aligned with a plurality of electrical terminals on the semiconductor devices. A conductive material is printed in the first recesses to form contact members on the semiconductor devices. At least one dielectric layer is selectively printed to create a plurality of second recesses corresponding to a target circuit geometry. A conductive material is printed in at least a portion of the second recesses to create a circuit geometry. The circuit geometry includes a plurality of exposed terminals adapted to electrically couple to another circuit member. The wafer is diced to provide a plurality of discrete packaged semiconductor devices.Type: GrantFiled: May 27, 2010Date of Patent: September 15, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9093767Abstract: A surface mount electrical interconnect adapted to provide an interface between solder balls on a BGA device and a PCB. The electrical interconnect includes a socket substrate with a first surface, a second surface, and a plurality of openings sized and configured to receive the solder balls on the BGA device. A plurality of electrically conductive contact tabs are bonded to the first surface of the socket substrate so that contact tips on the contact tabs extend into the openings. The contact tips electrically couple with the BGA device when the solder balls are positioned in the openings. Vias are located in the openings that electrically couple the contact tabs to contact pads located proximate the second surface of the socket substrate. Solder balls are bonded to the contact pad that are adapted to electrically and mechanically couple the electrical interconnect to the PCB.Type: GrantFiled: November 29, 2011Date of Patent: July 28, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9076884Abstract: A method of making a package for a semiconductor device having electrical terminals. At least one semiconductor device is located on a substrate. A first dielectric layer is printed on at least a portion of the semiconductor device to include first recesses aligned with a plurality of the electrical terminals. A conductive material is deposited in the first recesses forming contact members. A second dielectric layer is printed on at least a portion of the first dielectric layer to include second recesses aligned with a plurality of the first recesses. A conductive material is deposited in at least a portion of the second recesses to include a circuit geometry and a plurality of exposed terminals. A compliant material is deposited in recesses in one or more of the first and second dielectric layers adjacent to a plurality of the exposed terminals.Type: GrantFiled: November 21, 2013Date of Patent: July 7, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 9054097Abstract: An integrated circuit (IC) package for an IC device, and a method of making the same. The IC package includes an interconnect assembly with at least one printed compliant layer, a plurality of first contact members located along a first major surface, a plurality of second contact members located along a second major surface, and a plurality of printed conductive traces electrically coupling a plurality of the first and second contact members. The compliant layer is positioned to bias at least the first contact members against terminals on the IC device. Packaging substantially surrounds the IC device and the interconnect assembly. The second contact members are accessible from outside the packaging.Type: GrantFiled: May 27, 2010Date of Patent: June 9, 2015Assignee: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 8987886Abstract: An electrical interconnect including a first circuitry layer with a first surface and a second surface. At least a first dielectric layer is printed on the first surface of the first circuitry layer to include a plurality of first recesses. A conductive material is deposited in a plurality of the first recesses to form a plurality of first conductive pillars electrically coupled to, and extending generally perpendicular to, the first circuitry layer. At least a second dielectric layer is printed on the first dielectric layer to include a plurality of second recesses generally aligned with a plurality of the first conductive pillars. A conductive material is deposited in a plurality of the second recesses to form a plurality of second conductive pillars electrically coupled to, and extending parallel the first conductive pillars.Type: GrantFiled: March 7, 2012Date of Patent: March 24, 2015Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 8988093Abstract: A probe assembly that acts as a temporary interconnect between terminals on an IC device and a test station. The probe assembly includes a plurality of stud bumps arranged on a first surface of a substrate in a configuration corresponding to the terminal on the IC device. The stud bumps include a shape adapted to temporarily couple with the terminals on the IC device. A plurality of conductive traces on the substrate electrically couple the stud bumps with the test station.Type: GrantFiled: March 6, 2012Date of Patent: March 24, 2015Assignee: Hsio Technologies, LLCInventor: James Rathburn
-
Patent number: 8984748Abstract: A socket assembly that forms a solderless electrical interconnection between terminals on a singulated integrated circuit device and another circuit member. The socket housing has an opening adapted to receive the singulated integrated circuit device. The compliant printed circuit is positioned relative to the socket housing to electrically couple with the terminals on a singulated integrated circuit device located in the opening. The compliant printed circuit includes a dielectric base layer printed onto a surface of a fixture, while leaving cavities in the surface of the fixture exposed. A plurality of contact members are formed in the plurality of cavities in the fixture and coupled to the dielectric base layer. The contact members are exposed wherein the compliant printed circuit is removed from the fixture. At least one dielectric layer with recesses corresponding to a target circuit geometry is printed on the dielectric base layer.Type: GrantFiled: June 28, 2010Date of Patent: March 24, 2015Assignee: Hsio Technologies, LLCInventor: James Rathburn
-
Patent number: 8981568Abstract: A semiconductor package with simulated wirebonds. A substrate is provided with a plurality of first pads on a first surface and a plurality of second pads on a second surface. Each of the first pads are electrically coupled to one or more of the second pads. At least one semiconductor device is located proximate the first surface of a substrate. The simulated wirebonds include at least a first dielectric layer selectively printed to create a plurality of recesses, and a conductive material located in the recesses to form first and second contact pads, and electrical traces electrically coupling the first and second contact pads. The first contact pads are electrically coupled to terminals on the semiconductor device and the second contact pads are electrically coupled to the first pads on the first surface of the substrate. An overmolding material seals the semiconductor device and the simulated wirebonds.Type: GrantFiled: June 7, 2010Date of Patent: March 17, 2015Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 8981809Abstract: A compliant printed circuit semiconductor tester interface that provides a temporary interconnect between terminals on integrated circuit (IC) devices being tested. The compliant printed circuit semiconductor tester interface includes at least one dielectric layer printed with recesses corresponding to a target circuit geometry. A conductive material is deposited in at least a portion of the recesses comprising a circuit geometry and a plurality of first contact pads accessible along a first surface of the compliant printed circuit. At least one dielectric covering layer is preferably applied over the circuit geometry. A plurality of openings in the dielectric covering layer are provided to permit electrical coupling of terminals on the IC device and the first contact pads. Testing electronics that to test electrical functions of the IC device are electrically coupled to the circuit geometry.Type: GrantFiled: June 28, 2010Date of Patent: March 17, 2015Assignee: Hsio Technologies, LLCInventor: James Rathburn
-
Patent number: 8970031Abstract: A method of making semiconductor die terminals and a semiconductor device with die terminals made according to the present method. At least a first mask layer is selectively printed on at least a portion of a wafer containing a plurality of the semiconductor devices to create first recesses aligned with electrical terminals on the semiconductor devices. A conductive material is deposited in a plurality of the first recesses to form die terminals on the semiconductor devices. The first mask layer is removed to expose the die terminals, and the wafer is diced into a plurality of discrete semiconductor devices.Type: GrantFiled: June 15, 2010Date of Patent: March 3, 2015Assignee: Hsio Technologies, LLCInventor: James Rathburn
-
Patent number: 8955216Abstract: A compliant printed circuit semiconductor package including a compliant printed circuit with at least a first dielectric layer selectively printed on a substrate with first recesses. A conductive material is printed in the first recesses to form contact members accessible along a first surface of the compliant printed circuit. At least one semiconductor device is located proximate the first surface of the compliant printed circuit. Wirebonds electrically couple terminals on the semiconductor device to the contact members. Overmolding material seals the semiconductor device and the wirebonds to the first surface of the compliant printed circuit. Contact pads on a second surface of the compliant printed circuit are electrically coupled to the contact members.Type: GrantFiled: May 25, 2010Date of Patent: February 17, 2015Assignee: Hsio Technologies, LLCInventor: James Rathburn