Patents Assigned to LSI Corporation
  • Publication number: 20150323595
    Abstract: An apparatus for reducing test time is disclosed. The apparatus includes a processor operable to execute one or more modules to cause the processor to receive operational parameters associated with a first scan chain grouping circuitry and a second scan chain grouping circuitry of an integrated circuit design. The operational parameters include a number of initialization cycles of a first test signal selected for the first scan chain grouping circuitry, a number of initialization cycles of a second test signal selected for the second scan chain grouping circuitry, and a sum for a total number of cycles for the first test signal. The processor also determines a scan chain length for one of the first scan chain grouping circuitry or the second scan chain grouping circuitry based upon the operation parameters such that the total number of cycles of the first signal and the second signal are the same.
    Type: Application
    Filed: May 8, 2014
    Publication date: November 12, 2015
    Applicant: LSI Corporation
    Inventors: Ajaykumar B. Prajapati, Deepak Agrawal, Hariprasad U. Bhat
  • Publication number: 20150324136
    Abstract: An apparatus having first-in-first-out storage and reserved storage is disclosed. In one or more embodiments, the apparatus includes memory circuitry having first-in-first-out storage and reserved storage. The first-in-first-out storage and the reserved storage include an array of data elements having contiguous addresses across the first-in-first-out storage and the reserved storage. The memory circuitry includes a first-in-first-out pointer for referencing an index corresponding to a data element of the array of data elements of the first-in-first-out storage to be read and a read pointer mapped to the first-in-first-out pointer and for referencing a memory location of the data element to be read. The read pointer is mapped such that the read pointer does not reference a plurality of data elements stored in the reserved storage.
    Type: Application
    Filed: May 7, 2014
    Publication date: November 12, 2015
    Applicant: LSI Corporation
    Inventors: Xiangdong Guo, Zhibin Li, Zhiwei Wu, Rui Shen
  • Publication number: 20150325266
    Abstract: Variations of the Nelder-Mead direct search method are employed to find read channel parameter settings in a discrete field having three or more dimensions. The three or more dimensions correspond to read channel parameters, at least some of which are highly correlated. The steps of the Nelder-Mead method are executed according to a methodology to arrive at substantially optimal parameter settings for a read channel, even where a discrete function defining parameter outcomes is noisy. In some embodiments, dimensional collapse, considered inefficient in a two-dimensional field, is allowed in order to reach an optimal solution in a greater-than-two-dimensional field.
    Type: Application
    Filed: May 15, 2014
    Publication date: November 12, 2015
    Applicant: LSI Corporation
    Inventors: Wu Chang, Parviz Rahgozar, Ming Jin, Haitao Xia
  • Publication number: 20150317204
    Abstract: Systems and method relating generally to data storage processing, and more particularly to systems and methods for refreshing data in a data storage device.
    Type: Application
    Filed: May 20, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventor: Shaohua Yang
  • Publication number: 20150318014
    Abstract: A method is provided, for example, to implement multiplexed communication on an analog bus between a recording channel and a preamplifier in a storage device. A first input of read data circuitry within the recording channel is switchably connected to a first analog line of the analog bus to receive read data transmitted from the preamplifier to the recording channel over the first analog line during a read operation. In addition, a write data output of write data circuitry within the recording channel is switchably connected to the first analog line of the analog bus to transmit write data from the recording channel to the preamplifier over the first analog line during a write operation.
    Type: Application
    Filed: May 1, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventors: Ross S. Wilson, David W. Kelly, Daniel J. Dolan, Richard Rauschmayer
  • Publication number: 20150319018
    Abstract: Described embodiments provide for, in a receiver circuit employing a data latch, circuitry to adjust trim offset of the data latch to account for latch functional features (e.g., hysteresis and metastability) that may interact with trim of the latch. In accordance with the described embodiments, a trim procedure runs in a pre-selected directions of offset voltage ramp in order to average out the effect of hysteresis and metastability on the final trim offset choice. Different thresholds for accumulated slicer “0” and “1” discrimination of the circuitry to adjust trim offset allows for significant reduction in the number of trim runs, accelerating the slicers' trim process allowing for relatively quick determination of trim offset whenever the slicers are idle.
    Type: Application
    Filed: May 28, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventors: Vladimir Sindalovsky, Lane A. Smith, Niall Fitzgerald
  • Publication number: 20150317090
    Abstract: A system and method for managing the life expectancy of at least one solid state drive (SSD) within a cache device of a storage subsystem includes determining a baseline rate of decline for each SSD based on its guaranteed life expectancy. At intervals, each SSD of the cache device is polled for remaining life and power-on time, and a current rate of decline (based on time since initialization) and a cumulative rate of decline (based on total lifespan of the SSD) is determined. When both the current rate of decline and the cumulative rate of decline exceed the baseline rate of decline for any SSD of the cache device, write requests to that SSD are blocked and redirected to the virtual device until either the current rate of decline or cumulative rate of decline drop below the baseline rate.
    Type: Application
    Filed: May 2, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventors: Sumanesh Samanta, Mohana Rao Goli, Karimulla Sheik
  • Publication number: 20150317219
    Abstract: Methods and structure for migrating logical volumes are provided. The system includes a Redundant Array of Independent Disks controller, which includes a Peripheral Component Interconnect Express interface, a Serial Attached Small Computer System Interface port operable to communicate with another Redundant Array of Independent Disks controller, and a command unit. The command unit is able to direct the interface to access another Peripheral Component Interconnect Express interface at the other controller, to synchronize with Disk Data Format information from a Peripheral Component Interconnect Express Inbound Map of the other interface, to detect that the other controller has failed, and to utilize the Disk Data Format information to migrate a logical volume from the other controller to the controller.
    Type: Application
    Filed: May 5, 2014
    Publication date: November 5, 2015
    Applicant: LSI CORPORATION
    Inventors: Naresh Madhusudana, Naveen Krishnamurthy, Sridhar Rao Veerla
  • Publication number: 20150318030
    Abstract: A method is provided, for example, to implement multiplexed communication between a controller and a preamplifier in a storage device. For example, multiplexed communication is implemented by controlling a bidirectional serial data line of a digital bus to selectively transmit digital signals in either a first direction from the controller to the preamplifier or a second direction from the preamplifier to the controller, in response to a direction control signal, and concurrently transmitting a synchronous clock signal over a clock signal line of the digital bus from the controller to the preamplifier to synchronize transfer and processing of the digital signals transmitted on the bidirectional serial data line of the digital bus. The direction control signal is transmitted from the controller to the preamplifier on one of the bidirectional serial data line and the clock signal line of the digital bus.
    Type: Application
    Filed: May 1, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventors: Ross S. Wilson, David W. Kelly, Daniel J. Dolan, Richard Rauschmayer
  • Publication number: 20150318740
    Abstract: A receiving coil apparatus for use in an electromagnetic energy transfer system includes multiple conductive loops and a switching circuit connected with the conductive loops. The switching circuit is configured to control an electrical center of the receiving coil apparatus as a function of at least one control signal. A controller connected with the switching circuit is configured to generate the control signal for controlling an alignment of the electrical center of the receiving coil apparatus with an electromagnetic field so as to enhance an amount of energy transferred to the receiving coil apparatus from the electromagnetic field.
    Type: Application
    Filed: May 27, 2014
    Publication date: November 5, 2015
    Applicant: LSI Corporation
    Inventor: Roger A. Fratti
  • Publication number: 20150312037
    Abstract: Systems and methods for improved synchronization between a transmit device and a receive device in a communication system. In one embodiment, an apparatus for transmitting bits of data over a link includes a scrambler to scramble data and circuitry configured to insert the scrambled data into frames and to transmit the frames in data blocks over the link. The apparatus also includes an initialization module configured to generate an unscrambled pseudo-random sequence. The circuitry is further configured to periodically insert the unscrambled pseudo-random sequence into a frame, to initialize the scrambler to a starting point based on the insertion of the unscrambled pseudo-random sequence into the frame, and to transmit the frame in a data block over the link.
    Type: Application
    Filed: May 1, 2014
    Publication date: October 29, 2015
    Applicant: LSI CORPORATION
    Inventor: Harvey J Newman
  • Publication number: 20150309872
    Abstract: An apparatus comprising a memory and a controller. The memory is configured to process a plurality of read/write operations. The memory comprises a plurality of memory modules each having a size less than a total size of the memory. The controller is configured to salvage data stored in a failed page of the memory determined to exceed a maximum number of errors. The controller copies raw data stored in the failed page. The controller identifies locations of a first type of data cells that fail erase identification. The controller identifies locations of a second type of data cells that have program errors. The controller flips data values in the raw data at the locations of the first type of data cells and the locations of the second type of data cells. The controller is configured to perform error correcting code decoding on the raw data having flipped data values. The controller salvages data stored in the failed page.
    Type: Application
    Filed: May 9, 2014
    Publication date: October 29, 2015
    Applicant: LSI Corporation
    Inventors: Yu Cai, Yunxiang Wu, Erich F. Haratsch
  • Publication number: 20150312060
    Abstract: A decision feedback equalization slicer for ultra-high-speed backplane Serializer/Deserializer (SerDes) with improved latch sensitivity. A first regeneration stage can be configured in association with a second regeneration stage to compensate for channel impairment such as inter-symbol interference due to channel loss, reflections due to impedance mismatch, and cross-talk interference from neighboring electrical channels. The first regeneration stage includes two first stage slicers corresponding to a set of speculative decision (+h1 and ?h1). A multiplexer can be placed at an input port of the second regeneration stage to select the set of speculative decision based on previous decision in order to save hardware and power. The DFE slicer samples the input signal, regenerates the sampled data, stores the data on storage element like RS-latch or flip-flop, and presets the regeneration nodes to high or low values in preparation for sampling the next input data.
    Type: Application
    Filed: April 23, 2014
    Publication date: October 29, 2015
    Applicant: LSI Corporation
    Inventor: Ashutosh Sinha
  • Patent number: 9170756
    Abstract: System and method for dynamic storage tiering are disclosed. A storage hot-spot in a first storage pool is detected. A first point-in-time copy of a virtual volume including the storage hot-spot is created in a second storage pool according to the detecting. Write requests directed to the virtual volume are redirected to the second storage pool. When decreased I/O activity directed to the storage hot-spot in the second storage pool is detected, the point-in-time copy in the second storage pool is reintegrated into at least one of a second point-in-time copy or the virtual volume.
    Type: Grant
    Filed: March 31, 2009
    Date of Patent: October 27, 2015
    Assignee: LSI Corporation
    Inventors: Martin Jess, Rodney A. DeKoning, Brian D. McKean
  • Publication number: 20150302918
    Abstract: Word line decoders for dual rail SRAM devices are disclosed for high performance sub-micron SRAM designs. One embodiment is an SRAM device that includes a memory cell array and a word line traversing the memory cell array for selecting memory cells of the memory cell array. A row decode-driver coupled to the word line toggles the word line between logic levels of a memory cell supply based on select signals that toggle between logic levels of a peripheral supply. The row decoder-driver toggles the word line without utilizing level shifters along the word line access path.
    Type: Application
    Filed: April 22, 2014
    Publication date: October 22, 2015
    Applicant: LSI CORPORATION
    Inventors: Rajiv Kumar Roy, Rasoju Veerabadra Chary, Dharmendra Kumar Rai, Rahul Sahu
  • Publication number: 20150302593
    Abstract: Systems and methods for image processing may perform one or more operations including, but not limited to: receiving raw image data from at least one imaging device; computing at least one image depth distance from the raw image data; computing one or more image validity flags from the raw image data; generating at least one data validity mask from the one or more image validity flags; determining a background imagery estimation from at least one image depth distance; generating at least one foreground mask from the background imagery estimation and the at least one image depth distance; generating at least one region-of-interest mask from the data validity mask and the foreground mask; and generating filtered raw image data from the raw image data and at least one region of interest mask.
    Type: Application
    Filed: April 8, 2013
    Publication date: October 22, 2015
    Applicant: LSI Corporation
    Inventors: Ivan Leonidovich Mazurenko, Pavel Aleksandrovich Aliseitchik, Alexander Borisovich Kholodenko, Denis Vasilyevich Parfenov, Denis Vladimirovich Parkhomenko
  • Publication number: 20150303396
    Abstract: Disclosed is a system and method for a nano-pillar geometry for increased light extraction properties of an Organic Light Emitting Diode.
    Type: Application
    Filed: April 22, 2014
    Publication date: October 22, 2015
    Applicant: LSI CORPORATION
    Inventor: Joseph M. Freund
  • Publication number: 20150302887
    Abstract: An apparatus for measuring cross-talk in an array reader magnetic storage system includes an array reader with multiple read heads operable to read data from a magnetic storage medium, a first preamplifier connected to a first read head, a second preamplifier connected to a second read head, and a cross-talk measurement circuit connected to the first preamplifier and to the second preamplifier, operable to measure cross-talk between a first signal from the first read head and a second signal from the second read head.
    Type: Application
    Filed: April 23, 2014
    Publication date: October 22, 2015
    Applicant: LSI Corporation
    Inventors: Travis Oenning, Ross S. Wilson, David W. Kelly, Jason S. Goldberg
  • Publication number: 20150301956
    Abstract: In a data storage system in which a host system transfers data to a data storage controller having cache memory, the data storage controller can use a designated field of each of several cache data blocks, such as an application (APP) field, to contain protection information from fields of a host data block, such as the guard (GRD) and reference (REF) fields as well as the APP field.
    Type: Application
    Filed: April 25, 2014
    Publication date: October 22, 2015
    Applicant: LSI Corporation
    Inventor: Saugata Das Purkayastha
  • Publication number: 20150303943
    Abstract: The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for protecting portions of data sets during data processing.
    Type: Application
    Filed: April 24, 2014
    Publication date: October 22, 2015
    Applicant: LSI Corporation
    Inventors: Shu Li, Shaohua Yang, Yu Chin Fabian Lim