Patents Assigned to Megic Corporation
-
Patent number: 6768194Abstract: An apparatus for electroplating a metal overlay on a substrate having a seed layer deposited on all surfaces. The apparatus includes a cell for containing and circulating an electrolyte and an annular sealing fixture having a “J” shaped cross section for supporting a peripheral front surface of the substrate. A multiplicity of compliant electrode fingers are inwardly mounted with a downward tilt angle. The compliant fingers make conductive cathodic contact with the seed layer at the peripheral edge of the substrate. A pressure is applied to the back surface of the substrate effecting a wiping action between the compliant fingers and the peripheral edge. A counter electrode is placed towards the bottom of the cell and is circuitous arranged for passing current between the counter electrode and compliant electrode fingers. A pump circulates the electrolyte against the front surface of the substrate.Type: GrantFiled: June 16, 2003Date of Patent: July 27, 2004Assignee: Megic CorporationInventor: Kuo-Hui Wan
-
Patent number: 6768208Abstract: A chip package for semiconductor chips is provided by the method of forming a chip package includes the steps of forming a printed circuit board with a window therethrough; forming semiconductor chip connections of one or more primary chips which overlie the window to the printed circuit board by solder connections, locating a suspended semiconductor chip within the window, and connecting the suspended semiconductor chip to one or more primary chips overlying the window in a chip-on-chip connection. A bypass capacitor is formed on the printed circuit board.Type: GrantFiled: May 13, 2003Date of Patent: July 27, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Bryan Peng
-
Patent number: 6762115Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: April 16, 2002Date of Patent: July 13, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20040129558Abstract: A method of metal sputtering, comprising the following steps. A wafer holder and inner walls of a chamber are coated with a seasoning layer comprised of: a) a material etchable in a metal barrier layer etch process; or b) an insulating or non-conductive material. A wafer having two or more wafer conductive structures is placed upon the seasoning layer coated wafer holder. The wafer is cleaned wherein a portion of the seasoning layer is re-deposited upon the wafer over and between adjacent wafer conductive structures. A metal barrier layer is formed over the wafer. The wafer is removed from the chamber and at least two adjacent upper metal structures are formed over at least one portion of the metal barrier layer.Type: ApplicationFiled: January 6, 2003Publication date: July 8, 2004Applicant: Megic CorporationInventors: Hsien-Tsung Liu, Chien-Kang Chou, Ching-San Lin
-
Patent number: 6759275Abstract: A new method and structure is provided for the creation of a semiconductor inductor. Under the first embodiment of the invention, a semiconductor substrate is provided with a scribe line in a passive surface region and active circuits surrounding the passive region. At least one bond pad is created on the passive surface of the substrate close to and on each side of the scribe line. A layer of insulation is deposited, a layer of dielectric is deposited over the layer of insulation, at least one bond pad is provided on the surface of the layer of dielectric on each side of the scribe line. At least one inductor is created on each side of the scribe line on the surface of the layer of dielectric. A layer of passivation is deposited over the layer of dielectric. The substrate is attached to a glass panel by interfacing the surface of the layer of passivation with the glass panel. The substrate is sawed from the backside of the substrate in alignment with the scribe line.Type: GrantFiled: September 4, 2001Date of Patent: July 6, 2004Assignee: Megic CorporationInventors: Jin-Yuan Lee, Mou Shiung Lin
-
Patent number: 6756295Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: April 15, 2002Date of Patent: June 29, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Patent number: 6746898Abstract: An integrated chip package structure and method of manufacturing the same is by adhering dies on a silicon substrate and forming a thin-film circuit layer on top of the dies and the silicon substrate. Wherein the thin-film circuit layer has an external circuitry, which is electrically connected to the metal pads of the dies, that extends to a region outside the active surface of the dies for fanning out the metal pads of the dies. Furthermore, a plurality of active devices and an internal circuitry is located on the active surface of the dies. Signal for the active devices are transmitted through the internal circuitry to the external circuitry and from the external circuitry through the internal circuitry back to other active devices. Moreover, the chip package structure allows multiple dies with different functions, to be packaged into an integrated package and electrically connecting the dies by the external circuitry.Type: GrantFiled: June 17, 2002Date of Patent: June 8, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20040089951Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: ApplicationFiled: October 15, 2003Publication date: May 13, 2004Applicant: Megic CorporationInventor: Mou-Shiung Lin
-
Patent number: 6734563Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: GrantFiled: October 22, 2002Date of Patent: May 11, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Publication number: 20040070086Abstract: A wire connection structure for an integrated circuit (IC) die includes a semiconductor wafer with an active device and/or a passive device. One or more dielectric layers are arranged adjacent to the active and/or passive device. One or more metal interconnect layers are arranged adjacent to the active and/or passive device. A contact pad is arranged in an outermost metal interconnect layer. A passivation layer is arranged over the outermost metal interconnect layer and includes at least one passivation opening that exposes the contact pad. A bond pad is arranged over the passivation layer and the active and/or passive device and is connected to the contact pad through the passivation opening. Formation of the bond pad does not damage the active and/or passive device.Type: ApplicationFiled: May 8, 2003Publication date: April 15, 2004Applicants: Marvell Semiconductor, Inc., MEGIC CorporationInventors: Jin-Yuan Lee, Albert Wu, Sehat Sutardja, Mou-Shiung Lin
-
Publication number: 20040070042Abstract: A method and structure are provided to enable wire bond connections over active and/or passive devices and/or low-k dielectrics, formed on an Integrated Circuit die. A semiconductor substrate having active and/or passive devices is provided, with interconnect metallization formed over the active and/or passive devices. A passivation layer formed over the interconnect metallization is provided, wherein openings are formed in the passivation layer to an upper metal layer of the interconnect metallization. Compliant metal bond pads are formed over the passivation layer, wherein the compliant metal bond pads are connected through the openings to the upper metal layer, and wherein the compliant metal bond pads are formed substantially over the active and/or passive devices. The compliant metal bond pads may be formed of a composite metal structure.Type: ApplicationFiled: May 8, 2003Publication date: April 15, 2004Applicant: Megic CorporationInventors: Jin-Yuan Lee, Ying-chih Chen
-
Publication number: 20040063249Abstract: A thin film semiconductor die circuit package is provided utilizing low dielectric constant (k) polymer material for the insulating layers of the metal interconnect structure. Five embodiments include utilizing glass, glass-metal composite, and glass/glass sandwiched substrates. The substrates form the base for mounting semiconductor dies and fabricating the thin film interconnect structure.Type: ApplicationFiled: October 21, 2003Publication date: April 1, 2004Applicant: MEGIC CORPORATIONInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20040041211Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: ApplicationFiled: September 2, 2003Publication date: March 4, 2004Applicant: MEGIC CORPORATIONInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 6700162Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: January 6, 2003Date of Patent: March 2, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20040032024Abstract: The invention provides a new method and chip scale package is provided. The inventions starts with a substrate over which a contact point is provided, the contact point is exposed through an opening created in the layer of passivation and a layer of polymer or elastomer. A barrier/seed layer is deposited, a first photoresist mask is created exposing the barrier/seed layer where this layer overlies the contact pad and, contiguous therewith, over a surface area that is adjacent to the contact pad and emanating in one direction from the contact pad. The exposed surface of the barrier/seed layer is electroplated for the creation of interconnect traces. The first photoresist mask is removed from the surface of the barrier/seed layer. A second photoresist mask, defining the solder bump, is created exposing the surface area of the barrier/seed layer that is adjacent to the contact pad and emanating in one direction from the contact pad.Type: ApplicationFiled: August 11, 2003Publication date: February 19, 2004Applicant: MEGIC CORPORATIONInventors: Jin Yuan Lee, Ming Ta Lei, Ching-Cheng Huang, Chuen-Jye Lin
-
Publication number: 20040029404Abstract: A system and method for forming post passivation passive components, such as resistors and capacitors, is described. High quality electrical components, are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: ApplicationFiled: May 27, 2003Publication date: February 12, 2004Applicant: Megic CorporationInventor: Mou-Shiung Lin
-
Publication number: 20040023436Abstract: A new method and package for the mounting of semiconductor devices. A silicon substrate serves as the device supporting medium, active semiconductor devices have been created in or on the surface of the silicon substrate. A solder plate is created over the surface of the substrate that aligns with the metal points of contact in the surface of the substrate. Semiconductor devices that have been provided with solder bumps or pin-grid arrays are connected to the solder plate. Underfill is applied to the connected semiconductor devices, the devices are covered with a layer of dielectric that is planarized. Inter-device vias are created in the layer of dielectric down to the surface of the substrate, re-routing interconnect lines are formed on the surface of the dielectric. Contact balls are connected to the re-routing lines after which the semiconductor devices that have been mounted above the silicon substrate are separated by die sawing.Type: ApplicationFiled: July 8, 2003Publication date: February 5, 2004Applicant: MEGIC CORPORATIONInventor: Jin-Yuan Lee
-
Publication number: 20040016948Abstract: A system and method for forming post passivation discrete components, is described. High quality discrete components are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: ApplicationFiled: May 27, 2003Publication date: January 29, 2004Applicant: Megic CorporationInventor: Mou-Shiung Lin
-
Patent number: 6673698Abstract: A thin film semiconductor die circuit package is provided utilizing low dielectric constant (k) polymer material for the insulating layers of the metal interconnect structure. Five embodiments include utilizing glass, glass-metal composite, and glass/glass sandwiched substrates. The substrates form the base for mounting semiconductor dies and fabricating the thin film interconnect structure.Type: GrantFiled: January 19, 2002Date of Patent: January 6, 2004Assignee: Megic CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20030222295Abstract: A system and method for forming post passivation inductors, and related structures, is described. High quality electrical components, such as inductors and transformers, are formed on a layer of passivation, or on a thick layer of polymer over a passivation layer.Type: ApplicationFiled: May 27, 2003Publication date: December 4, 2003Applicant: Megic CorporationInventor: Mou-Shiung Lin