Patents Assigned to OCZ Technology Group, Inc.
  • Patent number: 8446729
    Abstract: A modular mass storage system and method that enables cableless mounting of ATA and/or similar high speed interface-based mass storage devices in a computer system. The system includes a printed circuit board, a system expansion slot interface on the printed circuit board and comprising power and data pins, a host bus controller on the printed circuit board and electrically connected to the system expansion slot interface, docking connectors connected with the host bus controller to receive power and exchange data therewith and adapted to electrically couple with industry-standard non-volatile memory devices without cabling therebetween, and features on the printed circuit board for securing the memory devices thereto once coupled to the docking connectors.
    Type: Grant
    Filed: February 26, 2010
    Date of Patent: May 21, 2013
    Assignee: OCZ Technology Group Inc.
    Inventor: Franz Michael Schuette
  • Publication number: 20130124787
    Abstract: A solid state drive having at least one NAND flash memory component organized in blocks, pages and cells. Each cell is adapted to store at least two bits. Each block of the memory component is adapted to be dynamically configured to store at least one bit per cell using a first mode of operation and dynamically configured to store at least two bits per cell using a second mode of operation while the mass storage device is operating, wherein the first mode of operation entails programming fewer bits of a cell in fewer passes as compared to the second mode of operation.
    Type: Application
    Filed: November 15, 2012
    Publication date: May 16, 2013
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventor: OCZ TECHNOLOGY GROUP
  • Publication number: 20130117744
    Abstract: Systems and methods for maintaining cache synchronization in network of cross-host multi-hypervisor systems, wherein each host has least one virtual server in communication with a virtual disk, an adaptation layer, a cache layer governing a cache and a virtualization and acceleration server to manage volume snapshot, volume replication and synchronization services across the different host sites.
    Type: Application
    Filed: November 1, 2012
    Publication date: May 9, 2013
    Applicant: OCZ TECHNOLOGY GROUP, INC.
    Inventor: OCZ Technology Group, Inc.
  • Publication number: 20130103889
    Abstract: Mass storage devices and methods that use at least one non-volatile solid-state memory device, for example, one or more NAND flash memory devices, that defines a memory space for permanent storage of data. The mass storage device is adapted to be operatively connected to a host computer system having an operating system and a file system. The memory device includes memory cells organized in pages that are organized into memory blocks for storing data, and a page buffer partitioned into segments corresponding to a cluster size of the operating system or the file system of the host computer system. The size of a segment of the page buffer is larger than the size of any page of the memory device. The page buffer enables logically reordering multiple clusters of data fetched into the segments from pages of memory device and write-combining segments containing valid clusters.
    Type: Application
    Filed: October 25, 2011
    Publication date: April 25, 2013
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventor: Soogil Jeong
  • Publication number: 20130067138
    Abstract: A non-volatile solid state memory-based mass storage device having at least one non-volatile memory component and methods of operating the storage device. In one aspect of the invention, the one or more memory components define a memory space partitioned into user memory and over-provisioning pools based on a P/E cycle count stored in a block information record. The storage device transfers the P/E cycle count of erased blocks to a host and the host stores the P/E cycle count in a content addressable memory. During a host write to the storage device, the host issues a low P/E cycle count number as a primary address to the content addressable memory, which returns available block addresses of blocks within the over-provisioning pool as a first dimension in a multidimensional address space. Changed files are preferably updated in append mode and the previous version can be maintained for version control.
    Type: Application
    Filed: October 3, 2011
    Publication date: March 14, 2013
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventors: Franz Michael Schuette, William Ward Clawson
  • Publication number: 20130058179
    Abstract: A system and method for increasing DDR memory bandwidth in DDR SDRAM modules are provided. DDR memory has an inherent feature called the Variable Early Read command, where the read command is issued on CAS latency before the completion of the ongoing data burst and the effect of the CAS latency is minimized in terms of the effect on bandwidth. The system and method optimizes the remaining two access latencies (tRP and tRCD) for optimal bandwidth.
    Type: Application
    Filed: February 26, 2012
    Publication date: March 7, 2013
    Applicant: OCZ Technology Group, Inc.
    Inventors: Ryan M. Petersen, F. Michael Schuette
  • Patent number: 8375162
    Abstract: A NAND-based flash memory device and a method of its operation that extends the life of the device by reducing the number of unnecessary write cycles to the device. The memory device includes blocks, pages contained by each of the blocks, and a page abstraction layer containing a look-up table for translating logical page numbers into physical page numbers. A certain number of the pages in at least one of the blocks is preferably reserved so as not to be used in default data storage mode but instead used to shuffle data within the at least one block using a dynamic page address scheme, whereby data are dynamically moved from one page to an empty page in the same block using dynamic page mapping.
    Type: Grant
    Filed: June 3, 2010
    Date of Patent: February 12, 2013
    Assignee: OCZ Technology Group Inc.
    Inventors: William J. Allen, Franz Michael Schuette
  • Patent number: 8370720
    Abstract: A solid-state mass storage device and method for its operation that includes performing preemptive scrubbing of data during offline periods or disconnects from a host system to which the mass storage device is attached. The device includes a system interface adapted to connect the drive to a host system, at least one nonvolatile memory device, controller means through which data pass when being written to and read from the memory device, a volatile memory cache, a system logic device, and an integrated power source for powering the drive. The system logic device is configured to operate when the drive is not functionally connected to a host system, execute copy commands without accessing a host system, and prioritize preemptive scrubbing of addresses in the memory device on the basis of risk of data loss based on one or more parameters logged by the internal system logic device.
    Type: Grant
    Filed: August 19, 2010
    Date of Patent: February 5, 2013
    Assignee: OCZ Technology Group, Inc.
    Inventor: William J. Allen
  • Publication number: 20130024735
    Abstract: Non-volatile solid-state memory-based storage devices and methods of operating the storage devices to have low initial error rates. The storage devices and methods use bit error rate comparison of duplicate writes to one or more non-volatile memory devices. The data set with a lower bit error rate as determined during verification is maintained, whereas data sets with higher bit error rates are discarded. A threshold of bit error rates can be used to trigger the duplication of data for bit error comparison.
    Type: Application
    Filed: July 19, 2011
    Publication date: January 24, 2013
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventors: Hyun Mo Chung, Franz Michael Schuette
  • Publication number: 20130020126
    Abstract: Power supply systems and methods for their use in computer systems. The systems and methods make use of a power supply unit to which a main power cable and multiple cable stubs are electrically connected. The power cable is adapted to provide power to a motherboard of a computer system, and the multiple cable stubs are adapted to provide power to peripheral devices within the computer system. At least two of the cable stubs have different lengths. Each of the cable stubs has a device-specific female connector configured to mate with a specific class of the peripheral devices. The power supply system further includes at least one extension cable adapted to connect to the device-specific female connector of at least one of the cable stubs to allow extension of the cable stub or to power more than one of the peripheral devices.
    Type: Application
    Filed: July 18, 2012
    Publication date: January 24, 2013
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventor: Charles Robert McMenomey, III
  • Patent number: 8335099
    Abstract: A nonvolatile memory device and method using phase changes in a substrate to alter optical properties of the substrate for the purpose of data storage. The memory device includes a substrate containing a phase change material having phases comprising amorphous and crystalline phases. The phase change material has optical properties that change depending on whether the phase change material is in the amorphous phase or the crystalline phase. The memory device is further equipped with one or more devices that generate light and transmit the light into the substrate, and one or more devices that cause the phase change material to change between the amorphous and crystalline phases thereof. At least one optical sensing device detects light that passes into the phase change material to the optical sensing device and generates electrical signals based thereon, which are converted into bit values if they exceed a threshold.
    Type: Grant
    Filed: August 19, 2010
    Date of Patent: December 18, 2012
    Assignee: OCZ Technology Group, Inc.
    Inventor: Franz Michael Schuette
  • Patent number: 8331123
    Abstract: A nonvolatile storage device adapted for use with computers, workstations and other processing apparatuses. The storage device includes a printed circuit board, a nonvolatile memory array comprising at least two sub-arrays that contain nonvolatile solid-state memory devices, and control circuitry for interfacing with the processing apparatus. The control circuitry includes an abstraction layer and at least two memory control units configured to communicate data, address and control signals with the sub-arrays of the memory devices. A bus connects each memory control unit to a corresponding one of the sub-arrays. The control circuitry further includes a crossbar switch that functionally connects each memory control unit to the abstraction layer. The storage device is capable of overcoming limitations of current SSD designs by enabling independent read and write transfers (accesses) to the memory devices of the storage device, including concurrent read and write accesses.
    Type: Grant
    Filed: September 21, 2010
    Date of Patent: December 11, 2012
    Assignee: OCZ Technology Group, Inc.
    Inventor: Franz Michael Schuette
  • Publication number: 20120304455
    Abstract: A method and mass storage device that combine multiple solid state drives (SSDs) to a single volume. The device includes a carrier board and at least two solid state drives having power and data connections to the carrier board. The carrier board includes a circuit board functionally connected to a control logic and at least two secondary connectors that are disposed at different edges of the circuit board and functionally connected to the control logic. The solid state drives are connected to the carrier board through the secondary connectors, and each solid state drive has a power and data connector directly connected to one of the secondary connectors of the carrier board. The solid state drives are oriented substantially parallel to the carrier board and to each other.
    Type: Application
    Filed: August 16, 2012
    Publication date: December 6, 2012
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventor: Franz Michael Schuette
  • Patent number: 8312444
    Abstract: A method for altering and preferably optimizing the performance of system memory of a computer system. The method includes identifying the motherboard and the memory module of the computer system, and then searching multiple SPD update files associated with multiple motherboards and containing data corresponding to physical and operational characteristics of multiple memory modules. From these SPD update files, a compatible SPD update file is identified that is compatible with the motherboard and contains data corresponding to physical and operational characteristics of the memory module. Thereafter, a software utility is used to erase pre-existing SPD data stored on the SPD circuit device and then write and verify installation of the data of the compatible SPD update file on the SPD circuit device. New SPD settings for the memory module are then enabled based on the data of the compatible SPD update file.
    Type: Grant
    Filed: July 25, 2008
    Date of Patent: November 13, 2012
    Assignee: OCZ Technology Group, Inc.
    Inventors: Michael von Khurja, Anthony Leach
  • Patent number: 8310836
    Abstract: A method and mass storage device that combine multiple solid state drives (SSDs) to a single volume. The device includes a carrier board and at least two solid state drives having power and data connections to the carrier board. The carrier board includes a circuit board functionally connected to a control logic and at least two secondary connectors that are disposed at different edges of the circuit board and functionally connected to the control logic. The solid state drives are connected to the carrier board through the secondary connectors, and each solid state drive has a power and data connector directly connected to one of the secondary connectors of the carrier board. The solid state drives are oriented substantially parallel to the carrier board and to each other.
    Type: Grant
    Filed: May 20, 2010
    Date of Patent: November 13, 2012
    Assignee: OCZ Technology Group, Inc.
    Inventor: Franz Michael Schuette
  • Publication number: 20120203957
    Abstract: A solid state memory-based mass storage device and a method of transferring data between a memory controller and at least one memory device of the mass storage device through optical input/output links that transmit multiplexed optical data signals between the memory device and controller.
    Type: Application
    Filed: February 8, 2012
    Publication date: August 9, 2012
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventor: Franz Michael Schuette
  • Publication number: 20120170210
    Abstract: A mounting structure adapted for mounting an expansion card within a computer enclosure and configured to directly absorb and conduct heat from a heat source (such as an IC chip) on the card to the ambient atmosphere surrounding the enclosure. The mounting structure includes a mounting bracket, a heat sink adapted to contact a surface of the heat source on the expansion card, an extension interconnecting the heat sink and the mounting bracket, one or more features for conducting heat from the heat sink to the mounting bracket, and one or more features associated with the mounting bracket for dissipating heat from the mounting structure to the ambient atmosphere surrounding the enclosure.
    Type: Application
    Filed: December 29, 2011
    Publication date: July 5, 2012
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventors: Dokyun Kim, Karl Reinke
  • Publication number: 20120173795
    Abstract: A solid state drive having a non-volatile memory device and methods of operating the solid state drive to compare existing data stored on the memory device to subsequent data in an incoming data stream received by the solid state drive from a host system. If matching data are found, the solid state drive uses the existing data instead of writing the subsequent data to the memory device. Common data patterns can be shared among different files stored on the memory device.
    Type: Application
    Filed: May 25, 2011
    Publication date: July 5, 2012
    Applicant: OCZ TECHNOLOGY GROUP, INC.
    Inventors: Franz Michael Schuette, Anthony Leach
  • Publication number: 20120166716
    Abstract: Solid-state mass storage devices, host computer systems, and methods of increasing the endurance of non-volatile solid-state memory components used therein. The memory components comprise memory cells organized in functional units that are adapted to receive units of data transferred from the host computer system and correspond to the functional units of the memory component. The level of programming for each cell is reduced by performing an analysis of the bit values of the units of data to be written to at least a first of the functional units of the memory component. Depending on the analysis of “0” and “1” bit values of the units of data to be written, the bit values are inverted before writing the units of data to the first memory component.
    Type: Application
    Filed: December 27, 2011
    Publication date: June 28, 2012
    Applicant: OCZ TECHNOLOGY GROUP INC.
    Inventors: Franz Michael Schuette, Anthony Leach
  • Publication number: 20120151242
    Abstract: A system and method for monitoring power consumption of a computer system component, such as a central processing unit (CPU), of a desktop computer system. The component is supplied with supply power from a power supply unit of the computer through a power supply cable. A coupling is disposed between the power supply unit and a substrate (e.g., motherboard) on which the component is mounted, and is electrically connected to at least one power supply line of the power supply cable and a power supply connector on the substrate. The power supply line carries a supply voltage. The current flow through the power supply line is determined, a power consumption reading for the component is generated based on the supply voltage and the current flow through the power supply line, and the supply voltage on the power supply line is modulated to determine a lowest current flow therethrough.
    Type: Application
    Filed: June 14, 2011
    Publication date: June 14, 2012
    Applicant: OCZ TECHNOLOGY GROUP, INC.
    Inventors: Timothy P. McGrath, Robert Roark, Franz Michael Schuette