Patents Assigned to Round Rock Research, LLC
-
Patent number: 8751733Abstract: Methods and apparatus for managing data storage in hybrid memory devices utilizing single level and multi-level memory cells. Logical addresses can be distributed between single level and multilevel memory cells based on a frequency of write operations performed. Initial storage of data corresponding to a logical address in memory can be determined by various methods including initially writing all data to single level memory or initially writing all data to multilevel memory. Other methods permit a host to direct logical address writes to single level or multilevel memory cells based on anticipated usage.Type: GrantFiled: October 22, 2012Date of Patent: June 10, 2014Assignee: Round Rock Research, LLCInventors: William Radke, Michael Murray, Martin Ragnar Furuhjelm, John Geldman
-
Patent number: 8732383Abstract: A computer system includes a controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices divided into a plurality of ranks. The memory hub is operable to configure the memory module to simultaneously address any number of ranks to operate in a high bandwidth mode, a high memory depth mode, or any combination of such modes.Type: GrantFiled: June 11, 2012Date of Patent: May 20, 2014Assignee: Round Rock Research, LLCInventors: Terry R. Lee, Joseph M. Jeddeloh
-
Patent number: 8713298Abstract: A processor based system with at least one processor, at least one memory controller and optionally other devices having bussed system with a fast and compact majority voter in the circuitry responsible for the bus inversion decision. The majority voter is implemented in analog circuitry having two branches. One branch sums the advantage of transmitting the bits without inversion, the other sums the advantage of transmitting the bits with inversion. The majority voter computes the bus inversion decision in slightly more than one gate delay by simultaneously comparing current drive in each branch.Type: GrantFiled: January 30, 2012Date of Patent: April 29, 2014Assignee: Round Rock Research, LLCInventor: Mayur Joshi
-
Publication number: 20140115383Abstract: A system having a non-volatile memory device has a plurality of memory cells that are organized into memory blocks. Blocks can operate in either a multiple bit per cell mode or a single bit per cell mode. A processor controls the system and selects blocks to operate in the multiple bit per cell mode and single bit per cell mode. One dedicated memory block is capable of operating only in the single bit per cell mode. If the dedicated memory block is found to be defective, a defect-free block can be remapped to that dedicated memory block location to act only in the single bit per cell mode.Type: ApplicationFiled: December 24, 2013Publication date: April 24, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Frankie F. Roohparvar
-
Publication number: 20140112087Abstract: A memory device providing signals indicating when refresh operations are complete. The signals from a number of memory devices can be combined, such as by logically ORing, to provide a refresh complete signal to a power management controller. Dynamic factors can affect the refresh operation and the memory may be refreshed without restoring the entire system to a high power state. The time required to perform a refresh operation can be determined dynamically, allowing the system to be returned to a low power state as soon as refresh is complete. Ambient temperatures can be monitored to dynamically determine when to perform a refresh operation.Type: ApplicationFiled: December 24, 2013Publication date: April 24, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Dean A. Klein
-
Patent number: 8703616Abstract: Variations in the pitch of features formed using pitch multiplication are minimized by separately forming at least two sets of spacers. Mandrels are formed and the positions of their sidewalls are measured. A first set of spacers is formed on the sidewalls. The critical dimension of the spacers is selected based upon the sidewall positions, so that the spacers are centered at desired positions. The mandrels are removed and the spacers are used as mandrels for a subsequent spacer formation. A second material is then deposited on the first set of spacers, with the critical dimensions of the second set of spacers chosen so that these spacers are also centered at their desired positions. The first set of spacers is removed and the second set is used as a mask for etching a substrate. By selecting the critical dimensions of spacers based partly on the measured position of mandrels, the pitch of the spacers can be finely controlled.Type: GrantFiled: May 19, 2008Date of Patent: April 22, 2014Assignee: Round Rock Research, LLCInventor: David H. Wells
-
Publication number: 20140104466Abstract: An imager has first and second photosensitive sites and an interpolator located in a semiconductor substrate. The first photosensitive site is configured to receive light having a spectral component, and the second photosensitive site is configured to measure the level of the spectral component in light received by the second photosensitive site. The interpolator is configured to estimate the level of the spectral component in the light received by the first photosensitive site based on the measurement by the second photosensitive site.Type: ApplicationFiled: December 20, 2013Publication date: April 17, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Eric R. Fossum
-
Patent number: 8687436Abstract: Systems and methods for reducing delays between successive write and read accesses in multi-bank memory devices are provided. Computer circuits modify the relative timing between addresses and data of write accesses, reducing delays between successive write and read accesses. Memory devices that interface with these computer circuits use posted write accesses to effectively return the modified relative timing to its original timing before processing the write access.Type: GrantFiled: April 9, 2012Date of Patent: April 1, 2014Assignee: Round Rock Research, LLCInventor: J. Thomas Pawlowski
-
Patent number: 8687446Abstract: A semiconductor device includes a memory array that has dynamic memory cells. In a self refresh test mode, a self refresh test mode controller monitors and/or controls various blocks and internal signals in the semiconductor device. The self refresh test mode controller may communicate with a remote testing device through various conductors including one or more DQ lines and/or one or more address lines.Type: GrantFiled: July 21, 2008Date of Patent: April 1, 2014Assignee: Round Rock Research, LLCInventor: Terry R. Lee
-
Patent number: 8688538Abstract: One embodiment of the present invention provides a system that facilitates purchasing a memory upgrade for a computer system. This system operates by obtaining memory configuration information for the computer system, and then determining a memory upgrade option based upon the memory configuration information. Next, the system presents an option to purchase the memory upgrade option to a user of the computer system. If the user indicates that the user would like to purchase the memory upgrade option, the system automatically initiates a purchase transaction for the memory upgrade option. In one embodiment of the present invention, the system automatically initiates the purchase transaction through a web site. In a variation on this embodiment, the system automatically transfers at least part of the memory configuration information to the web site so that the user does not have to reenter details of the memory configuration information.Type: GrantFiled: May 25, 2012Date of Patent: April 1, 2014Assignee: Round Rock Research, LLCInventor: Paul R. Petersen
-
Patent number: 8688930Abstract: Apparatus, systems, and methods are disclosed that operate to encode register bits to generate encoded bits such that, for pairs of addresses, an encoded it to be coupled to a first address in a memory device may be exchanged with an encoded bit to be coupled to a second address in the memory device. Apparatus, systems, and methods are disclosed that operate to invert encoded bits in logic circuits in the memory device if original bits were inverted. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: January 14, 2013Date of Patent: April 1, 2014Assignee: Round Rock Research, LLCInventor: George E. Pax
-
Publication number: 20140089620Abstract: A system with a processor in communication with a memory controller in communication with a plurality of memory devices wherein one of the plurality of memory devices is interposed between the memory controller and the remaining plurality of memory devices. By programming command delay in the memory controller, the command delay coordinates the execution of the command signal across all memory devices. The processor provides control signals to the memory controller that, in response, decodes the control signals and determines the mode of operation of one or more of the memory devices. The processor is also in communication with storage media and stores data in or retrieves data from the storage media.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Douglas Alan Larson
-
Publication number: 20140085980Abstract: Systems comprising an array of memory cells organized into a plurality of erasable physical blocks, the address of physical block associated with an array of memory cells having a predetermined logical erase block size, wherein at least of the logical erase block size is smaller than another logical erase block size and a processor that selects the storage of data among different logical erase blocks in the array of memory cells based upon programmable and predetermined criteria.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Frankie F. Roohparvar
-
Patent number: 8677170Abstract: An apparatus for generating a delayed clock signal. The apparatus is a computer system with a processor to which a memory device is coupled. The memory device has a delay clock generator that has a synchronizing circuit for generating an output clock signal from an input clock signal and further includes a delay circuit having an input coupled to the output of the synchronizing circuit. The delay circuit provides an output clock signal having a delay with respect to the clock signal from the synchronizing circuit according to one of a plurality of programmable time delays selected in accordance with a selection signal. The method of generating a clock signal includes synchronizing an internal clock signal to an external clock signal, and delaying the internal clock signal different amounts based on a selection value indicative of external clock frequency to provide the clock signal.Type: GrantFiled: February 24, 2012Date of Patent: March 18, 2014Assignee: Round Rock Research, LLCInventor: Leel S. Janzen
-
Patent number: 8670715Abstract: Communications methods, methods of forming a reader, wireless communications readers, and wireless communications systems are described in some embodiments. In one embodiment, a communications method includes associating a plurality of remote communications devices with a plurality of objects located within a wireless communications range of a reader having a first configuration, providing one of the remote communications device within a wireless communications range of a reader having a second configuration, wherein the wireless communications range of the reader having the second configuration is less than the wireless communications range of the reader having the first configuration, and during the presence of the one of the remote communications devices within the wireless communications range of the reader having the second configuration, implementing communications between the reader having the second configuration and only the one of the remote communications devices.Type: GrantFiled: August 22, 2012Date of Patent: March 11, 2014Assignee: Round Rock Research, LLCInventor: John R. Tuttle
-
Publication number: 20140062665Abstract: Methods and systems using polarization modulated electromagnetic waves. At least some of the illustrative embodiments are systems comprising a radio frequency identification (RFID) reader, and a RFID tag (the RFID tag communicatively coupled to the RFID reader). The RFID tag is configured to transmit data to the RFID reader with data encoded in polarization of electromagnetic waves transmitted from the RFID tag.Type: ApplicationFiled: March 18, 2013Publication date: March 6, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Round Rock Research, LLC
-
Patent number: 8665072Abstract: A shipping container has passive radio antenna element having internal and external antennas. A connector spanning the wall joins the two antennas. An internal communications device is disposed within the container and an external communications device is disposed external to the container. Another shipping container has a repeater element having internal and external antennas. A repeater unit spans the wall joining the two antennas. A communications device is disposed within the container and another communications device is disposed externally. RF signals are re-radiated by the antennas. Methodology includes inputting PF signals from a communication device disposed at a first location, receiving the signals through an antenna comprised by an antenna element, and re-radiating the signal from a second antenna comprised by the element, where the element spans the wall of a shipping container. The re-radiated signal is received by a second communications device disposed at a second location.Type: GrantFiled: February 26, 2013Date of Patent: March 4, 2014Assignee: Round Rock Research, LLCInventor: John R. Tuttle
-
Publication number: 20140047563Abstract: Various data protection techniques are provided. In one embodiment, a memory device is provided. The memory device may initiate a security measure upon occurrence of one or more triggering events. The one or more triggering events may include receipt of a command signal. Various additional methods, devices, and systems are also provided.Type: ApplicationFiled: October 16, 2013Publication date: February 13, 2014Applicant: ROUND ROCK RESEARCH, LLCInventor: Tom Kinsley
-
Patent number: 8647949Abstract: An integrated circuit transistor is fabricated with a trench gate having nonconductive sidewalls. The transistor is surrounded by an isolation trench filled with a nonconductive material. The sidewalls of the gate trench are formed of the nonconductive material and are substantially free of unetched substrate material. As a result, the sidewalls of the gate trench do not form an undesired conductive path between the source and the drain of the transistor, thereby advantageously reducing the amount of parasitic current that flows between the source and drain during operation.Type: GrantFiled: January 31, 2011Date of Patent: February 11, 2014Assignee: Round Rock Research, LLCInventors: Michael Smith, Mark Helm, Kirk Prall
-
Patent number: 8643474Abstract: Methods and apparatus, including computer program products, for a computer with a radio frequency identification (RFID) reader. A system includes a processor, a store of codes representing goods and services cross-referenced to supplemental information, a radio frequency identification (RFID) interrogator, an input/output tag (IO), and a memory including a process that matches a received code from the RFID interrogator to a code in the store of codes and to display supplemental information of a good or service on the IO tag.Type: GrantFiled: May 5, 2008Date of Patent: February 4, 2014Assignee: Round Rock Research, LLCInventor: Mark E. Tuttle