Patents Assigned to Spansion LLC
-
Patent number: 8922289Abstract: An oscillation circuit including a reference voltage generation circuit that adds a proportional-to-absolute-temperature (PTAT) output, which increases in proportion to an absolute temperature, to a complementary-to-absolute-temperature (CTAT) output, which decreases in proportion to an absolute temperature, to generate and output a reference voltage. The oscillation circuit generates an oscillation signal having a desired and fixed frequency.Type: GrantFiled: July 9, 2013Date of Patent: December 30, 2014Assignee: Spansion LLCInventors: Kazuhiro Mitsuda, Kogi Okada, Suguru Tachibana
-
Patent number: 8924453Abstract: Embodiments of the present invention include an apparatus, method, and system for acoustic modeling. In an embodiment, an arithmetic logic unit for computing a one-dimensional score between a feature vector and a Gaussian probability distribution vector is provided. The arithmetic logic unit includes a computational logic unit configured to compute a first value based on a mean value and a variance value associated with a dimension of the Gaussian probability distribution vector and a dimension of a feature vector, a look up table module configured to output a second value based on the variance value, and a combination module configured to combine the first value and the second value to generate the one-dimensional score.Type: GrantFiled: June 6, 2012Date of Patent: December 30, 2014Assignee: Spansion LLCInventors: Richard Fastow, Jens Olson, Ben Michael Shoham
-
Patent number: 8915775Abstract: An exhaust system includes: an exhaust pressure controller interposed in an exhaust passage and including: a pipe body including a side peripheral wall in which at least one port is formed; and a gas introduction wall for introducing an exhaust gas flowing from an upstream side of the pipe body so that the exhaust gas flows downstream without coming into direct contact with the port and vicinity thereof, one face of the gas introduction wall forming a pressure control path together with an inner face of the side peripheral wall while another face of the gas introduction wall forming an exhaust gas path along which the exhaust gas flows. The port communicates with the pressure control path, and the pressure control path communicates with the exhaust gas path at part downstream of the port.Type: GrantFiled: April 24, 2007Date of Patent: December 23, 2014Assignees: Mitsubishi Cable Industries, Ltd., Spansion LLCInventors: Takeshi Ikeda, Kazuo Koizumi, Hiroyuki Takeda, Tetsuo Koyama, Keiichi Watanabe
-
Publication number: 20140370698Abstract: An electronic device includes a substrate with a semiconducting surface having a plurality of fin-type projections coextending in a first direction through a memory cell region and select gate regions. The electronic device further includes a dielectric isolation material disposed in spaces between the projections. In the electronic device. the dielectric isolation material in the memory cell regions have a height less than a height of the projections in the memory cell regions, and the dielectric isolation material in the select gate regions have a height greater than or equal to than a height of the projections in the select gate regions. The electronic device further includes gate features disposed on the substrate within the memory cell region and the select gate regions over the projections and the dielectric isolation material, where the gate features coextend in a second direction transverse to the first direction.Type: ApplicationFiled: October 11, 2013Publication date: December 18, 2014Applicant: Spansion LLCInventor: Chun CHEN
-
Patent number: 8914554Abstract: A communication device including a comparison unit that compares a first identification number of which notification is provided by a packet that sequentially assigns identification numbers to a plurality of nodes in a network, and a second identification number, which is assigned to the communication device. A control unit notifies other nodes of the second identification number and that the identification number of the communication device has not been changed when the first identification number and the second identification number are in non-conformance.Type: GrantFiled: October 24, 2011Date of Patent: December 16, 2014Assignee: Spansion LLCInventor: Nobuhiro Taki
-
Patent number: 8912093Abstract: A semiconductor may include several vias located in an active region and a die seal region. In the active region, a photoresist can be patterned with openings corresponding to the vias. In the die seal area, however, the photoresist can be patterned to overlap the vias. With this configuration, an underlayer etch will not affect an underlayer resist in the die seal area, allowing the die seal area to be disregarded for purposes of calculating a process window.Type: GrantFiled: April 18, 2013Date of Patent: December 16, 2014Assignee: Spansion LLCInventor: Fei Wang
-
Patent number: 8912014Abstract: A method includes varying spacing between at least one of a source region or a drain region and a well contact region to create a group of configurations. The method further includes determining an effect of latchup on each configuration.Type: GrantFiled: January 18, 2006Date of Patent: December 16, 2014Assignee: Spansion LLCInventors: Chuan Lin, Dong-Hyuk Ju, Imran Khan, Jun Kang, Shibly S. Ahmed
-
Patent number: 8901637Abstract: A semiconductor device includes a semiconductor substrate, an ONO (oxide/nitride/oxide) film provided on the semiconductor substrate, a control gate provided on the ONO film, a first low-resistance layer, and a second low-resistance layer in contact with the first low-resistance layer, the second low-resistance layer having a sheet resistance lower than the first low-resistance layer. With this configuration, it is possible to downsize the memory cell and provide a fabrication method of the semiconductor device in which the peripheral circuit can be fabricated with simple fabrication processes.Type: GrantFiled: January 24, 2006Date of Patent: December 2, 2014Assignee: Spansion LLCInventors: Hiroaki Kouketsu, Masaya Hosaka
-
Patent number: 8900993Abstract: A semiconductor device includes a first semiconductor chip having a pad electrode formed on an upper surface thereof; a resin section sealing the first semiconductor chip with the upper surface and a side surface of the first semiconductor chip being covered and a lower surface of die first semiconductor chip being exposed; a columnar electrode communicating between the upper surface and the lower surface of the resin section with the upper surface and the lower surface of the columnar electrode being exposed on the resin section and at least a part of the side surface of the columnar electrode being covered; and a bonding wire connecting the pad electrode and the columnar electrode with a part of the bonding wire being embedded in the columnar electrode as one end of the bonding wire being exposed on the lower surface of the columnar electrode and the remaining part of the bonding wire being covered with the resin section, and a method for manufacturing the same.Type: GrantFiled: March 21, 2011Date of Patent: December 2, 2014Assignee: Spansion LLCInventor: Kouichi Meguro
-
Patent number: 8900928Abstract: The present invention include a semiconductor device and a method therefor, the method includes disposing a sheet-shaped resin at a side opposite to the chip mounting portion mounting semiconductor chips to be mounted on the chip mounting portion, and forming a resin sealing portion between the sheet-shaped resin and the chip mounting portion, to seal the semiconductor chips. According to an aspect of the present invention, it is possible to provide a semiconductor device and a fabrication method therefor, by which it is possible to reduce the size of the package and to prevent the generation of an unfilled portion in a resin sealing portion or a filler-removed portion or to prevent the exposure of wire from the resin sealing portion.Type: GrantFiled: August 16, 2013Date of Patent: December 2, 2014Assignee: Spansion LLCInventors: Koji Taya, Masanori Onodera
-
Patent number: 8901720Abstract: A method of forming multiple conductive structures in a semiconductor device includes forming spacers adjacent side surfaces of a mask, where the mask and the spacers are formed on a conductive layer. The method also includes etching at least one trench in a portion of the conductive layer not covered by the spacers or the mask. The method may further include depositing a material over the semiconductor device, removing the mask and etching the conductive layer to remove portions of the conductive layer not covered by the spacers or the material, where remaining portions of the conductive layer form the conductive structures.Type: GrantFiled: March 9, 2011Date of Patent: December 2, 2014Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Michael Brennan, Scott Bell
-
Patent number: 8901756Abstract: Embodiments of the present invention include a substrate package, a method for multi-chip packaging, and a multi-chip package. For example, the substrate package includes a first set of reference markers and a second set of reference markers. The first set of reference markers is disposed on the substrate package, where the first set of reference markers is configured to provide a first alignment for positioning a first integrated circuit (IC) and a second alignment for positioning a second IC on the substrate package. Further, the second set of reference markers is disposed at a different location on the substrate package than the first set of reference markers, where the second set of reference markers is configured to provide confirmation of the first alignment and the second alignment.Type: GrantFiled: December 21, 2012Date of Patent: December 2, 2014Assignee: Spansion LLCInventors: Sally Foong, Seshasayee Gaddamraja, Teoh Lai Beng, Lai Nguk Chin, Suthakavatin Aungkul
-
Publication number: 20140351485Abstract: An approach is described to overcome the rapid consumption of available flash space when frequently modifying files stored on the flash space. This “differential” sector approach determines the correlation between the new content and the old content, and saves only the “delta” part of the old and the new content to the sectorized memory device. A predetermined threshold can be used to determine whether to use the “differential” sector approach or the fixed sector approach, based on the amount of data change in a given memory access request.Type: ApplicationFiled: May 23, 2013Publication date: November 27, 2014Applicant: Spansion LLCInventors: Shulan DENG, Stephan Rosner, Venkataraman Natarajan
-
Patent number: 8897289Abstract: A node system includes a first node, a second node, and a supervisory node which transmit frames while increasing or decreasing the cycle microtick count, and determines reduced cycle microtick counts by subtracting or adding a rate correction limit value from or to the cycle microtick count of the supervisory node when reception of the first frame transmitted by the first node stop and the cycle microtick count of the supervisory node when reception of the first and second frames stop.Type: GrantFiled: March 20, 2014Date of Patent: November 25, 2014Assignee: Spansion LLCInventors: Kenji Suina, Takashi Arai, Koichi Mita, Akira Shimamura, Hidetoshi Ishikawa, Takashi Moriya, Yuuki Nozawa, Hideki Kondo
-
Patent number: 8895405Abstract: A method of manufacturing a semiconductor device includes forming a silicon nitride film having an opening portion on a semiconductor substrate, forming a silicon oxide film on the silicon nitride film and on a side face of the opening portion, performing an etching treatment to the silicon oxide film so that a sidewall is formed on the side face of the opening portion, forming a trench on the semiconductor substrate with use of the sidewall and the silicon nitride film as a mask, and forming an insulating layer in the trench. The step of forming the silicon oxide film includes oxidizing the silicon nitride film with a plasma oxidation method or a radical oxidation method.Type: GrantFiled: December 21, 2007Date of Patent: November 25, 2014Assignee: Spansion LLCInventors: Fumihiko Inoue, Yukio Hayakawa
-
Patent number: 8896048Abstract: The present invention provides an apparatus and method for a metal oxide semiconductor field effect transistor (MOSFET) fabricated to reduce short channel effects. The MOSFET includes a semiconductor substrate, a gate stack formed above the semiconductor substrate, a drain side sidewall spacer formed on a drain side of the gate stack, a source side sidewall spacer formed on a source side of the gate stack, and source and drain regions. The source region is formed in the semiconductor substrate on the source side, and is aligned by the source side sidewall spacer to extend an effective channel length between the source region and drain region. The drain region is formed on the drain side in the semiconductor substrate, and is aligned by drain side sidewall spacer to further extend the effective channel length.Type: GrantFiled: June 4, 2004Date of Patent: November 25, 2014Assignee: Spansion LLCInventors: Richard Fastow, Zhigang Wang, Yue-Song He, Kazuhiro Mizutani, Pavel Fastenko
-
Patent number: 8877641Abstract: A method for mitigating line-edge roughness on a semiconductor device. The method includes line-edge roughness mitigation techniques in accordance with embodiments of the present invention. The techniques include: reducing the SiON film thickness below a conventional thickness; increasing the photoresist thickness above a conventional thickness; etching the SiON film with an etch bias power less than a conventional wattage amount with an overetch percentage less than a conventional overetch percentage; removing the SiON film layer immediately after completion of the amorphous carbon film layer etching; and lowering the lower electrode temperature below a conventional temperature.Type: GrantFiled: December 28, 2009Date of Patent: November 4, 2014Assignee: Spansion LLCInventor: Calvin T Gabriel
-
Patent number: 8878504Abstract: A switching regulator has an output circuit having first and second transistors and a connection node thereof as an output terminal; a switching control unit generating a first and second switching pulses for alternately switching the first and second transistors according to the load; and a first comparator monitoring an output voltage, and generating a pulse stopping control signal for stopping the generation of the switching pulses when the output voltage rises, and for generating the switching pulses when the output voltage drops. And the switching control unit performs a stopping operation for stopping the switching pulse generation and a switching operation for generating the switching pulse in response to the pulse stopping control signal, and outputs, to the first comparator, a timing control signal for quickening a switching timing from the stopping operation to the switching operation as the load of the load circuit increases.Type: GrantFiled: July 20, 2011Date of Patent: November 4, 2014Assignee: Spansion LLCInventor: Yasuhide Komiya
-
Patent number: 8874253Abstract: A method for double patterning is disclosed. In one embodiment the formation a pair of select gate wordlines on either side of a plurality of core wordlines begins by placing a spacer pattern around edges of a photoresist pattern is disclosed. The photoresist pattern is stripped away leaving the spacer pattern. A trim mask is placed over a portion of the spacer pattern. Portions of the spacer pattern are etched away that are not covered by the trim mask. The trim mask is removed, wherein first remaining portions of the spacer pattern define a plurality of core wordlines. A pad mask is placed such that the pad mask and second remaining portions of the spacer pattern define a select gate wordline on either side of the plurality of core wordlines. Finally at least one pattern transfer layer is etched through using the mad mask and the first and second remaining portions of the spacer pattern to etch the select gate wordlines and the plurality of core wordlines into a poly silicon layer.Type: GrantFiled: May 14, 2013Date of Patent: October 28, 2014Assignee: Spansion LLCInventors: Tung-Sheng Chen, Shenqing Fang
-
Patent number: 8874810Abstract: Efficient and convenient storage systems and methods are presented. In one embodiment a storage system includes a plurality of storage nodes and a master controller. The storage nodes store information. The storage node includes an upstream communication buffer which is locally controlled at the storage node to facilitate resolution of conflicts in upstream communications. The master controller controlls the flow of traffic to the node based upon constraints of the upstream communication buffer. In one embodiment, communication between the master controller and the node has a determined maximum latency. The storage node can be coupled to the master controller in accordance with a chain memory configuration.Type: GrantFiled: November 21, 2008Date of Patent: October 28, 2014Assignee: Spansion LLCInventors: Roger Dwain Isaac, Seiji Miura