Patents Assigned to Telairity Semiconductor, Inc.
-
Patent number: 7462941Abstract: Techniques are provided for reducing the power supply voltage drop introduced by routing conductive traces on an integrated circuit. Techniques for reducing variations in the power supply voltages received in different regions of an integrated circuit are also provided. Power supply voltages are routed within an integrated circuit across conductive traces. The conductive traces are coupled to solder bumps that receive power supply voltages from an external source. Alternate ones of the traces receive a high power supply voltage VDD and a low power supply voltage VSS. The conductive traces reduce the voltage drop in the power supply voltages by providing shorter paths to route the power supply voltages to circuit elements on the integrated circuit.Type: GrantFiled: September 27, 2005Date of Patent: December 9, 2008Assignee: Telairity Semiconductor, Inc.Inventors: John Campbell, Kim R. Stevens, Luigi DiGregorio
-
Patent number: 7454532Abstract: Techniques are provided for processing data in real-time or near real-time using a processor. The processor passes the real-time input data directly to functional units via a bypass multiplexer without storing the data in memory. The functional units process the input data and provide output data. The output data of the functional units is transmitted outside the processor without being stored in memory. Alternatively, the output data of the functional units can be stored in memory in the processor. Input data that needs to be maintained in the processor for a period of time is stored in memory.Type: GrantFiled: April 8, 2003Date of Patent: November 18, 2008Assignee: Telairity Semiconductor, Inc.Inventor: Richard Dickson
-
Publication number: 20080186316Abstract: A system for providing data from a lookup table more efficiently includes a video processing engine which provides a pixel address as an output signal. A leading zero detector receives the pixel address and determines the number of leading zeros in the pixel address. Based on the number of leading zeros, a lookup table is accessed, which in return provides the necessary data to the video processing engine.Type: ApplicationFiled: February 1, 2007Publication date: August 7, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard G. Sachs
-
Publication number: 20080059757Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: October 29, 2007Publication date: March 6, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Publication number: 20080059759Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: October 29, 2007Publication date: March 6, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Publication number: 20080059760Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: October 29, 2007Publication date: March 6, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Publication number: 20080059758Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: October 29, 2007Publication date: March 6, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Publication number: 20080052489Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: October 29, 2007Publication date: February 28, 2008Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Patent number: 7280401Abstract: Techniques for reading data from memory cells in memory arrays are provided. Local read bit lines are coupled to logic gates such as NAND gates. The input terminals of each logic gate are coupled to receive signals from two of the local read bit lines. The output of the logic gate changes state when a signal on one of the local read bit lines changes state. The signal from the logic gates are transmitted to global bit lines. Memory arrays can have multiple global bit lines to reduce delays caused by resistance and capacitance on the wire. Repeater circuits can propagate a signal from one global bit line to another global bit line.Type: GrantFiled: July 10, 2003Date of Patent: October 9, 2007Assignee: Telairity Semiconductor, Inc.Inventor: Luigi Di Gregorio
-
Publication number: 20070150697Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. A series of new instructions to enable rapid handling of image pixel data are provided.Type: ApplicationFiled: January 19, 2007Publication date: June 28, 2007Applicant: Telairity Semiconductor, Inc.Inventor: Howard Sachs
-
Patent number: 7234123Abstract: A group based design methodology and system. In one embodiment the groups have predefined layout characteristics and are sometimes amalgamated into functions. Integrated circuits are designed by placing groups and functions into a layout space.Type: GrantFiled: August 23, 2004Date of Patent: June 19, 2007Assignee: Telairity Semiconductor, Inc.Inventor: Howard G. Sachs
-
Publication number: 20060291300Abstract: Techniques for reading data from memory cells in memory arrays are provided. Local read bit lines are coupled to logic gates such as NAND gates. The input terminals of each logic gate are coupled to receive signals from two of the local read bit lines. The output of the logic gate changes state when a signal on one of the local read bit lines changes state. The signal from the logic gates are transmitted to global bit lines. Memory arrays can have multiple global bit lines to reduce delays caused by resistance and capacitance on the wire. Repeater circuits can propagate a signal from one global bit line to another global bit line.Type: ApplicationFiled: July 10, 2003Publication date: December 28, 2006Applicant: Telairity Semiconductor, Inc.Inventor: Luigi Di Gregorio
-
Publication number: 20060259657Abstract: A direct memory access method and apparatus therefor are disclosed. A block of data to be transferred from memory using DMA includes organizing the block of data as a linked list of segments of the block of data. A processor specifies a starting address of a starting element in the linked list. Subsequent transfers from memory can occur according to DMA transfer techniques without further intervention from the processor.Type: ApplicationFiled: May 10, 2005Publication date: November 16, 2006Applicant: Telairity Semiconductor, Inc.Inventors: Howard Sachs, Alan Guo
-
Publication number: 20060259807Abstract: An external data signal serves as the basis for clocking a processor. In particular, a processor clock signal is generated from the external data signal which has a frequency that is an integer multiple of the frequency (data rate) of the external data signal. In this way, metastable conditions arising from different clock signals can be avoided.Type: ApplicationFiled: May 10, 2005Publication date: November 16, 2006Applicant: Telairity Semiconductor, Inc.Inventors: Howard Sachs, Richard Dickson, Luigi Gregorio
-
Publication number: 20060259737Abstract: A vector processor includes a set of vector registers for storing data to be used in the execution of instructions and a vector functional unit coupled to the vector registers for executing instructions. The functional unit executes instructions using operation codes provided to it which operation codes include a field referencing a special register. The special register contains information about the length and starting point for each vector instruction. The processor includes a high speed memory access system to facilitate faster operation.Type: ApplicationFiled: May 10, 2005Publication date: November 16, 2006Applicant: Telairity Semiconductor, Inc.Inventors: Howard Sachs, Richard Dickson
-
Patent number: 7103736Abstract: A system is disclosed for use of imperfect ROMs in embedded systems. The ROM or other memory accessible upon start-up of the system, includes a stored program which checks an external source to determine whether any of the information in the ROM should be replaced. If it should be replaced, then the system retrieves good information from an external source and stores it into a cache memory. By setting a “lock” bit, erasure of the replacement information is prevented.Type: GrantFiled: August 11, 2003Date of Patent: September 5, 2006Assignee: Telairity Semiconductor, Inc.Inventor: Howard G. Sachs
-
Patent number: 7058832Abstract: A state machine provides a power reducing capability by turning off a clock signal to a memory which stores the state of the state machine. Preferably, the state machine is connected to receive information from an external circuit, typically a system to be controlled by the state machine. The state machine includes a programmable memory in which each row stores a word representing output information as a sequence of bits. It also includes a register which stores the state of the state machine when the memory is not active. The state machine includes a selection circuit which selects a next state of the state machine. When the next state of the state machine is selected to be the same as the previous state the clock signal to the memory is turned off, enabling reduced power consumption by the state machine.Type: GrantFiled: October 30, 2002Date of Patent: June 6, 2006Assignee: Telairity Semiconductor, Inc.Inventor: Howard G. Sachs
-
Publication number: 20060081984Abstract: Techniques are provided for reducing the power supply voltage drop introduced by routing conductive traces on an integrated circuit. Techniques for reducing variations in the power supply voltages received in different regions of an integrated circuit are also provided. Power supply voltages are routed within an integrated circuit across conductive traces. The conductive traces are coupled to solder bumps that receive power supply voltages from an external source. Alternate ones of the traces receive a high power supply voltage VDD and a low power supply voltage VSS. The conductive traces reduce the voltage drop in the power supply voltages by providing shorter paths to route the power supply voltages to circuit elements on the integrated circuit.Type: ApplicationFiled: September 27, 2005Publication date: April 20, 2006Applicant: Telairity Semiconductor, Inc.Inventors: John Campbell, Kim Stevens, Luigi DiGregorio
-
Patent number: 6998719Abstract: Techniques are provided for reducing power supply voltage drop introduced by routing conductive traces on an integrated circuit. Techniques for reducing variations in the power supply voltages received in different regions of an integrated circuit are also provided. Power supply voltages are routed within an integrated circuit across conductive traces. The conductive traces are coupled to bond pads that receive power supply voltages from an external source. Alternate ones of the traces receive a high power supply voltage VDD and a low power supply voltage VSS. The conductive traces reduce the voltage drop in the power supply voltages by providing shorter paths to route the power supply voltages to circuit elements on the integrated circuit.Type: GrantFiled: July 30, 2003Date of Patent: February 14, 2006Assignee: Telairity Semiconductor, Inc.Inventors: John Campbell, Kim R. Stevens, Luigi DiGregorio
-
Patent number: 6910199Abstract: A group based design methodology and system. In one embodiment the groups have predefined layout characteristics and are sometimes amalgamated into functions. Integrated circuits are designed by placing groups and functions into a layout space.Type: GrantFiled: April 23, 2001Date of Patent: June 21, 2005Assignee: Telairity Semiconductor, Inc.Inventor: Howard G. Sachs