Patents Assigned to Xilinx, Inc.
-
Patent number: 11886344Abstract: A cache system includes a computational cache and a computational cache miss-handler. The computational cache is configured to cache state vectors and perform read-modify-write (RMW) operations on the cached state vectors responsive to received RMW commands. The computational cache miss-handler is configured to perform RMW operations on state vectors stored in a memory responsive to cache misses in the computational cache. The memory is external to the cache system.Type: GrantFiled: June 29, 2022Date of Patent: January 30, 2024Assignee: Xilinx, Inc.Inventors: Noel J. Brady, Lars-Olof B Svensson
-
Patent number: 11888693Abstract: Implementing a circuit design using time-division multiplexing (TDM) can include determining a net signature for each of a plurality of nets of a circuit design. For each net, the net signature specifies location information for a driver and one or more loads of the net. The plurality of nets having a same net signature can be grouped according to distance between drivers of the respective nets. One or more subgroups can be generated based on a TDM ratio for each group. For one or more of the subgroups, a TDM transmitter circuit is connected to a TDM receiver circuit through a selected interconnect, the drivers of the nets of the subgroup are connected to the TDM transmitter circuit, and loads of the nets of the subgroup are connected to the TDM receiver circuit.Type: GrantFiled: April 5, 2022Date of Patent: January 30, 2024Assignee: Xilinx, Inc.Inventors: Chirag Ravishankar, Dinesh D. Gaitonde
-
Publication number: 20240028556Abstract: An integrated circuit includes a plurality of kernels and a virtual machine coupled to the plurality of kernels. The virtual machine is configured to interpret instructions directed to different ones of the plurality of kernels. The virtual machine is configured to control operation of the different ones of the plurality of kernels responsive to the instructions.Type: ApplicationFiled: July 25, 2022Publication date: January 25, 2024Applicant: Xilinx, Inc.Inventors: Sanket Pandit, Jorn Tuyls, Xiao Teng, Rajeev Patwari, Ehsan Ghasemi, Elliott Delaye, Aaron Ng
-
Patent number: 11881884Abstract: Receiver circuitry for an input/output device includes first stage circuitry and second stage. The first stage circuitry has a first input to receive an input signal, voltage adjustment circuitry, and differential amplifier circuitry. The first stage circuitry is coupled to the first input and has a transistor pair to receive the input signal, and adjust a voltage value of the input signal to generate an adjusted signal. The differential amplifier circuitry receives the adjusted signal and a reference signal, and generates a first differential signal and a second differential signal. The second stage circuitry receives the first differential signal and the second differential signal, and generates an output signal based on the first differential signal and the second differential signal.Type: GrantFiled: March 18, 2022Date of Patent: January 23, 2024Assignee: XILINX, INC.Inventors: Hari Bilash Dubey, Lanka Sasi Rama Subrahmanyam
-
Patent number: 11874768Abstract: Disclosed approaches for emulating flash memory include storage circuits having respective address decoders. An input-output circuit has pins compatible with a flash memory device and is configured to input flash commands and output response signals via pins. An emulator circuit is configured to translate each flash command into one or more storage-circuit commands compatible with one storage circuit of the storage circuits, and to generate response signals compatible with the flash memory device. A translator circuit is configured to map a flash memory address in each flash command to an address of the one storage circuit, and to transmit the one or more storage-circuit commands and address to the one storage circuit.Type: GrantFiled: November 14, 2019Date of Patent: January 16, 2024Assignee: XILINX, INC.Inventor: Daniel Steger
-
Patent number: 11875100Abstract: Examples described herein provide a non-transitory computer-readable medium storing instructions, which when executed on one or more processors, cause the one or more processors to perform operations. The operations include generating a plurality of child processes according to a number of a plurality of partitions in an integrated circuit (IC) design for an IC die, each of the plurality of child processes corresponding to and assigned to a respective one of the plurality of partitions. The operations include transmitting each of the plurality of partitions to a respective one of the plurality of child processes for routing, each of the plurality of partitions comprising a placement of components for the IC design. The operations include receiving a plurality of routings from the plurality of child processes. The operations include merging the plurality of routings into a global routing for the IC design by assembling together to form a global routing.Type: GrantFiled: June 4, 2021Date of Patent: January 16, 2024Assignee: XILINX, INC.Inventors: Satish Sivaswamy, Ashot Shakhkyan, Nitin Deshmukh, Garik Mkrtchyan, Guenter Stenz, Bhasker Pinninti
-
Patent number: 11876880Abstract: A data processing system is provided. A host processing device supports a host transport engine operable to establish a first transport stream over a network with a remote peer. Device hardware comprises a device transport engine. The device transport engine is configured to monitor the first transport stream to determine a state of the first transport stream and in response to an indication from the host processing device perform transport processing of the first transport stream.Type: GrantFiled: October 6, 2016Date of Patent: January 16, 2024Assignee: Xilinx, Inc.Inventors: Steve L. Pope, David J. Riddoch
-
Patent number: 11876523Abstract: Embodiments herein describe normalizing an output of a TDC in a DPLL to a resolution of the TDC. A DTC can delay a reference clock which is then input into the TDC. The TDC outputs a digital code indicating a time difference between the delayed reference clock output by the DTC and a clock generated by a DCO in the DPLL. This digital code is normalized to a resolution of the TDC and the result is filtered by a DLF.Type: GrantFiled: December 12, 2022Date of Patent: January 16, 2024Assignee: XILINX, INC.Inventors: Hongtao Zhang, Ankur Jain, Hsung Jai Im
-
Publication number: 20240012629Abstract: Compiling a high-level synthesis circuit design for simulation includes analyzing, using computer hardware, a kernel specified in a high-level language to detect pointers therein. A determination is made as to which of the pointers are global address space pointers referencing a global address space. The kernel is instrumented by replacing accesses in the kernel to the global address space with calls to wrapper functions for performing the accesses. A simulation kernel is generated that specifies an assembly language version of the kernel as instrumented.Type: ApplicationFiled: July 11, 2022Publication date: January 11, 2024Applicant: Xilinx, Inc.Inventors: Shantanu Mishra, Hemant Kashyap, Uday Kyatham, Mahesh Attarde, Amit Kasat Kasat
-
Publication number: 20240012973Abstract: Simulation of a waveform in a circuit simulation includes preparing, in response to a programming interface call by a testbench, a schedule of states of a signal at two or more intervals in the simulation by a simulator. The programming interface call specifies a sequence of the states and indicates durations of the states during the simulation. The signal is set to a first state of the sequence by the simulator during the simulation and then to a second state of the sequence according to the schedule.Type: ApplicationFiled: July 11, 2022Publication date: January 11, 2024Applicant: Xilinx, Inc.Inventors: Sandeep S. Deshpande, Saikat Bandyopadhyay
-
Patent number: 11868174Abstract: Examples described herein generally relate to clock tree routing in a chip stack. In an example, a multi-chip device includes a chip stack. The chip stack includes chips. The chip stack includes a clock tree. In-chip routing of the clock tree is contained within one logical chip of the chip stack. The chip stack includes leaf nodes disposed in respective chips. Each leaf node of the leaf nodes is electrically connected to the clock tree through a respective leaf-level connection bridge. The respective leaf-level connection bridge extends in an out-of-chip direction through a plurality of the chips.Type: GrantFiled: December 18, 2020Date of Patent: January 9, 2024Assignee: XILINX, INC.Inventor: Brian C. Gaide
-
Publication number: 20240004794Abstract: A cache system includes a computational cache and a computational cache miss-handler. The computational cache is configured to cache state vectors and perform read-modify-write (RMW) operations on the cached state vectors responsive to received RMW commands. The computational cache miss-handler is configured to perform RMW operations on state vectors stored in a memory responsive to cache misses in the computational cache. The memory is external to the cache system.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Applicant: Xilinx, Inc.Inventors: Noel J. Brady, Lars-Olof B Svensson
-
Publication number: 20240005074Abstract: An integrated circuit includes a plurality of layers. A subset of the plurality of layers is reserved for implementing user circuitry. At least a portion of a selected layer of the plurality of layers is reserved for debugging.Type: ApplicationFiled: July 1, 2022Publication date: January 4, 2024Applicant: Xilinx, Inc.Inventor: Pongstorn Maidee
-
Patent number: 11861010Abstract: An integrated circuit can include a communication endpoint configured to maintain a communication link with a host computer, a queue configured to receive a plurality of host commands from the host computer via the communication link, and a processor configured to execute a device runtime. The processor, responsive to executing the device runtime, is configured to perform validation of the host commands read from the queue and selectively execute the host commands based on a result of the validation on a per host command basis. The host commands are executable by the processor to manage functions of the integrated circuit. The queue is implemented in a region of memory that is shared by the integrated circuit and the host computer.Type: GrantFiled: February 14, 2022Date of Patent: January 2, 2024Assignee: Xilinx, Inc.Inventors: Sonal Santan, Yu Liu, Yenpang Lin, Lizhi Hou, Cheng Zhen, Yidong Zhang
-
Patent number: 11860228Abstract: An integrated circuit (IC) chip device includes testing interface circuity and testing circuitry to test the operation of the IC chips of the IC chip device. The IC chip device includes a first IC chip that comprises first testing circuitry. The first testing circuitry receives a mode select signal, a clock signal, and encoded signals, and comprises finite state machine (FSM) circuitry, decoder circuitry, and control circuitry. The FSM circuitry determines an instruction based on the mode select signal and the clock signal. The decoder circuitry decodes the encoded signals to generate a decoded signal. The control circuitry generates a control signal from the instruction and the decoded signal. The control signal indicates a test to be performed by the first testing circuitry.Type: GrantFiled: May 11, 2022Date of Patent: January 2, 2024Assignee: XILINX, INC.Inventors: Albert Shih-Huai Lin, Niravkumar Patel, Amitava Majumdar, Jane Wang Sowards
-
Patent number: 11861171Abstract: A system includes a first multi-port RAM storing an instruction table. The instruction table specifies a regular expression for application to a data stream and a second multi-port RAM configured to store a capture table having capture entries decodable for tracking position information for a sequence of characters matching a capture sub-expression of the regular expression. The system includes a regular expression engine processing the data stream to determine match states by tracking active states for the regular expression and priorities for the active states by storing the active states of the regular expression in a plurality of priority FIFO memories in decreasing priority order. The system includes a capture engine operating in coordination with the regular expression engine to determine character(s) of the data stream that match the capture sub-expression based on the active state being tracked and decoding the capture entries of the capture table.Type: GrantFiled: April 26, 2022Date of Patent: January 2, 2024Assignee: Xilinx, Inc.Inventors: Sachin Kumawat, David K. Liddell, Paul R. Schumacher
-
Patent number: 11861326Abstract: An example method of flow control between remote hosts and a target system over a front-end fabric, the target system including a nonvolatile memory (NVM) subsystem coupled to a back end fabric having a different transport than the front-end fabric is described. The method includes receiving commands from the remote hosts at a controller in the target system for the NVM subsystem. The method further includes storing the commands in a first-in-first-out (FIFO) shared among the remote hosts and implemented in memory of the target system. The method further includes updating virtual submission queues for the remote hosts based on the commands stored in the FIFO. The method further includes providing the commands to the NVM subsystem from the FIFO.Type: GrantFiled: April 6, 2016Date of Patent: January 2, 2024Assignee: XILINX, INC.Inventors: Santosh Singh, Deboleena M. Sakalley, Ramesh R. Subramanian, Pankaj V. Kumbhare, Ravi K. Boddu
-
Patent number: 11853235Abstract: Examples herein describe techniques for transferring data between data processing engines in an array using shared memory. In one embodiment, certain engines in the array have connections to the memory in neighboring engines. For example, each engine may have its own assigned memory module which can be accessed directly (e.g., without using a streaming or memory mapped interconnect). In addition, the surrounding engines (referred to herein as the neighboring engines) may also include direct connections to the memory module. Using these direct connections, the cores can load and/or store data in the neighboring memory modules.Type: GrantFiled: May 26, 2022Date of Patent: December 26, 2023Assignee: XILINX, INC.Inventors: Juan J. Noguera Serra, Goran Hk Bilski, Baris Ozgul, Jan Langer
-
Patent number: 11855652Abstract: A multiplexer (MUX) calibration system includes main MUX circuitry, first replica MUX circuitry, digital-to-analog (DAC) circuitry, detection circuitry, and control circuitry. The main MUX circuitry receives clock signals and outputs a first data signal based on the clock signals. The first replica MUX circuitry receives the clock signals and outputs a second data signal based on the clock signals. The DAC circuitry generates an offset voltage. The detection circuitry receives the second data signal and the offset voltage and generates a first error signal based on one or more of the second data signal and the offset voltage. The control circuitry receives the first error signal and generates a first control signal indicating an adjustment to the clock signals.Type: GrantFiled: December 8, 2021Date of Patent: December 26, 2023Assignee: XILINX, INC.Inventors: Hao-Wei Hung, Tan Kee Hian, Siok Wei Lim, Hongtao Zhang
-
Patent number: 11847108Abstract: A system has data capture devices collecting data from different points in a network. The captured data is written to a data store and is directed to an output. The data from the different data capture devices can be delivered to a data analytics device. As long as the data analytics device is able to keep pace with the data that is directed to the output, that data is used by the analytics device. If the analytics device is not able to keep pace, the data written to the data store is retrieved and is used until the analytics device has caught up.Type: GrantFiled: October 8, 2019Date of Patent: December 19, 2023Assignee: XILINX, INC.Inventors: Steven L. Pope, David J. Riddoch, Matthew Knight