Patents Assigned to ZING SEMICONDUCTOR CORPORATION
-
Patent number: 9972543Abstract: Present embodiments provide for a complementary nanowire semiconductor device and fabrication method thereof.Type: GrantFiled: May 5, 2017Date of Patent: May 15, 2018Assignee: Zing Semiconductor CorporationInventor: Deyuan Xiao
-
Patent number: 9972637Abstract: The present invention relates to a method for preparing vacuum tube flash memory structure, to form a vacuum channel in the flash memory, and using oxide-nitride-oxide (ONO) composite materials as gate dielectric layer, wherein the nitride layer serves as a charge-trap layer to provide a blocking insulating between the gate electrode and the vacuum channel. The present structure exhibits superior program and erase speed as well as the retention time. It also provide with excellent gate controllability and negligible gate leakage current due to adoption ONO as the gate dielectric layer.Type: GrantFiled: October 13, 2017Date of Patent: May 15, 2018Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9875943Abstract: A complementary metal-oxide-semiconductor field-effect transistor comprises a semiconductor substrate, N-type and P-Type field-effect transistors positioned in the semiconductor substrate. Each of the field-effect transistor includes a germanium nanowire, a III-V compound layer surrounding around the germanium nanowire, a potential barrier layer mounted on the III-V compound layer, a gate dielectric layer, a gate, a source region and a drain region mounted on two sides of the gate. The field-effect transistor can produce two-dimensional electron gases and two-dimensional electron hole gases, and enhance the carrier mobility of the complementary metal-oxide-semiconductor field-effect transistor.Type: GrantFiled: May 26, 2016Date of Patent: January 23, 2018Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9834861Abstract: This invention provides a method for growing monocrystalline silicon by applying Czochralski method comprising forming a melt of silicon-containing materials in a crucible and pulling the melt for monocrystalline silicon growth, which is characterized by, the silicon-containing materials comprising a deuterium-implanted nitride-deposited silicon and a monocrystalline silicon, introducing a gas containing argon during formation of the melt, and, applying a magnetic field during the pulling step. This invention also provides a method for producing a wafer based on the above monocrystalline silicon.Type: GrantFiled: June 30, 2016Date of Patent: December 5, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9837517Abstract: The present invention provides a field effect transistor and the method for preparing such a filed effect transistor. The filed effect transistor comprises a semiconductor, germanium nanowires, a first III-V compound layer surrounding the germanium nanowires, a semiconductor barrier layer, a gate dielectric layer and a gate electrode sequentially formed surrounding the first III-V compound layer, and source/drain electrodes are respectively located at each side of the gate electrode and on the first III-V compound layer. According to the present invention, the band width of the barrier layer is greater than that of the first III-V compound layer, and the band curvatures of the barrier layer and the first III-V compound layer are different, therefore, a two-dimensional electron gas (2DEG) is formed in the first III-V compound layer near the barrier layer boundary. Since the 2DEG has higher mobility, the performance of the filed effect transistor improved.Type: GrantFiled: March 8, 2017Date of Patent: December 5, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9818844Abstract: The present invention discloses a method of forming a high voltage junctionless device with drift region. The drift region formed between the semiconductor channel and the dielectric layer enables the high voltage junctionless device to exhibit higher punch-through voltages and high mobility with better performance and reliability.Type: GrantFiled: February 2, 2016Date of Patent: November 14, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9793138Abstract: The present invention relates to a thermal processing method for wafer. A wafer is placed in an environment filled with a non-oxygenated gas mixture comprising deuterium gas and at least one kind of low active gas, and a rapid heating processing process is performed on a surface of the wafer to heat the wafer to a predetermined high temperature. Then, the wafer is placed in an environment filled with an oxygenated gas mixture, and a rapid cooling processing process is performed on a surface of the wafer. As a result, a denuded zone is formed on the surface of the wafer, deuterium atoms, which may be released to improve characteristics at an interface of semiconductor devices in a later fabrication process, are held in the wafer, and bulk micro-defects are formed far from the semiconductor devices.Type: GrantFiled: September 16, 2016Date of Patent: October 17, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9793285Abstract: The present invention relates to a method for preparing vacuum tube flash memory structure, to form a vacuum channel in the flash memory, and using oxide-nitride-oxide (ONO) composite materials as gate dielectric layer, wherein the nitride layer serves as a charge-trap layer to provide a blocking insulating between the gate electrode and the vacuum channel. The present structure exhibits superior program and erase speed as well as the retention time. It also provide with excellent gate controllability and negligible gate leakage current due to adoption ONO as the gate dielectric layer.Type: GrantFiled: July 5, 2016Date of Patent: October 17, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9779999Abstract: Present embodiments provide for a complementary nanowire semiconductor device and fabrication method thereof.Type: GrantFiled: September 16, 2016Date of Patent: October 3, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9779964Abstract: The present invention relates to a thermal processing method for wafer. A wafer is placed in an environment filled with a gas mixture comprising oxygen gas and deuterium gas, and a rapid thermal processing process is performed on a surface of the wafer. As a result, a denuded zone is formed on the surface of the wafer, deuterium atoms, which may be released to improve characteristics at an interface of semiconductor devices in a later fabrication process, are held in the wafer, and bulk micro-defects are formed far from the semiconductor devices.Type: GrantFiled: June 30, 2016Date of Patent: October 3, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9773891Abstract: Present embodiments provide for a FinFET and fabrication method thereof. The fabrication method includes two selective etching processes to form the channel. The FinFET includes a substrate, a shallow trench isolation (STI) layer, a buffer layer, a III-V group material, an oxide-isolation layer, a high-K dielectric layer and a conductor material. The STI is formed on the substrate with a trench. The buffer layer is formed on the substrate in the trench. The III-V group material is formed on the buffer layer in vertical stacked bowl shape. The oxide-isolation layer is formed between the substrate and the III-V group material. The high-K dielectric layer is formed on the STI layer and surrounding the III-V group material. The conductor material is formed surrounding the high-K dielectric layer.Type: GrantFiled: September 20, 2016Date of Patent: September 26, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9773670Abstract: A method for making III-V-on-insulator on large-area Si Substrate wafer by confined epitaxial lateral overgrowth (CELO) has been disclosed. This method, based on selective epitaxy, starting from defining an epitaxy seed window to the Si substrate in a thermal oxide, from which the III-V material will grow.Type: GrantFiled: March 11, 2016Date of Patent: September 26, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9721846Abstract: The present invention provides a method of manufacturing nanowire semiconductor device. In the active region of the PMOS the first nanowire is formed with high hole mobility and in the active region of the NMOS the second nanowire is formed with high electron mobility to achieve the objective of improving the performance of nanowire semiconductor device.Type: GrantFiled: May 18, 2016Date of Patent: August 1, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9647107Abstract: A vertical transistor and the fabrication method. The transistor comprises a first surface and a second surface that is opposite to the first surface. A drift region of the first doping type, this drift region is located between the first surface and the second surface; at least one source region of the first doping type and the source region being located between the drift region and the first surface, with a first dielectric layer located between adjacent source regions; at least one drain region with said first doping type and said drain region being located between said drift region and said second surface, a gate being provided between adjacent drain regions. Said gate includes a gate electrode and a gate dielectric layer disposed between said gate electrode and said drift region, and the second dielectric layer being positioned between said gate electrode and said second surface.Type: GrantFiled: January 22, 2016Date of Patent: May 9, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard Chang
-
Patent number: 9647067Abstract: Present embodiments provide for a FinFET and fabrication method thereof. The fabrication method includes two selective etching processes to form the channel. The FinFET includes a substrate, a shallow trench isolation (STI) layer, a buffer layer, an III-V group material, a high-K dielectric layer and a conductor material. The STI is formed on the substrate with a trench. The buffer layer is formed on the substrate in the trench. The III-V group material is formed on the buffer layer in vertical stacked bowl shape. The high-K dielectric layer is formed on the STI layer and surrounding the III-V group material. The conductor material is formed surrounding the high-K dielectric layer as a gate electrode.Type: GrantFiled: September 20, 2016Date of Patent: May 9, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9640615Abstract: The present invention provides a filed effect transistor and the method for preparing such a filed effect transistor. The filed effect transistor comprises a semiconductor, germanium nanowires, a first III-V compound layer surrounding the germanium nanowires, a semiconductor barrier layer, a gate dielectric layer and a gate electrode sequentially formed surrounding the first III-V compound layer, and source/drain electrodes are respectively located at each side of the gate electrode and on the first III-V compound layer. According to the present invention, the band width of the barrier layer is greater than that of the first III-V compound layer, and the band curvatures of the barrier layer and the first III-V compound layer are different, therefore, a two dimensional electron gas (2DEG) is formed in the first III-V compound layer near the barrier layer boundary. Since the 2DEG has higher mobility, the performance of the filed effect transistor improved.Type: GrantFiled: May 23, 2016Date of Patent: May 2, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9634133Abstract: Embodiments provide a quantum well device and the method for forming this device with high mobility and higher punch through voltages. For forming the quantum well device, a buffer layer can be formed on a patterned substrate of a quantum well device. A fin-like structure can be formed through an etching process performed to the buffer layer. A quantum well layer, a barrier layer, a cover layer and a dielectric layer can be successively deposited on the buffer layer and surface of the fin-like structure. A metal layer can then be formed on the surface of the said dielectric layer. Metal gate electrode and gate dielectric layer can be formed on the metal layer and dielectric layer. The cover layer, the barrier layer and the quantum well can then be etched to form recessed source and drain regions. Such a quantum well device can have better performance and reliability.Type: GrantFiled: March 11, 2016Date of Patent: April 25, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9634151Abstract: A structure and a method of fabrication are disclosed of a high voltage junctionless field effect device. A channel layer and a barrier layer are formed sequentially underneath the gate structure. The width of energy band gap of the barrier layer is wider than that of the channel layer. Thus the two dimensional electron gas (2-DEG) generated in the interface between the channel layer and the barrier layer of this junctionless field effect device has higher electron mobility. The structure of the device of this disclosure has a higher breakdown voltage which is advantageous for a high voltage junctionless field device. The structure offers advantages in device performance and reliability.Type: GrantFiled: February 2, 2016Date of Patent: April 25, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang