Patents Examined by Alexander Oscar Williams
-
Patent number: 9837360Abstract: Wafer level packages are provided. The wafer level package includes alignment marks disposed at a first surface of a protection wafer, a semiconductor die disposed on the first surface of the protection wafer to be spaced apart from the alignment marks, a first photosensitive dielectric layer covering the semiconductor die and having a flat top surface, and a second dielectric layer covering the flat top surface of the first photosensitive dielectric layer. Redistribution lines are disposed between the first photosensitive dielectric layer and the second dielectric layer and electrically connected to the semiconductor die through first opening portions penetrating the first photosensitive dielectric layer. Outer connectors are disposed on the second dielectric layer and electrically connected to the redistribution lines through second opening portions penetrating the second dielectric layer.Type: GrantFiled: August 22, 2016Date of Patent: December 5, 2017Assignee: SK hynix Inc.Inventors: Hyeong Seok Choi, Ki Jun Sung, Jong Hoon Kim, Young Geun Yoo, Pil Soon Bae
-
Patent number: 9831170Abstract: A semiconductor module can comprise a fully molded base portion comprising a planar surface that further comprises a semiconductor die comprising contact pads, conductive pillars coupled to the contact pads and extending to the planar surface, and an encapsulant material disposed over the active surface, four side surfaces, and around the conductive pillars, wherein ends of the conductive pillars are exposed from the encapsulant material at the planar surface of the fully molded base portion. A build-up interconnect structure comprising a routing layer can be disposed over the fully molded base portion. A photo-imageable solder mask material can be disposed over the routing layer and comprise openings to form surface mount device (SMD) land pads electrically coupled to the semiconductor die and the conductive pillars. A SMD component can be electrically coupled to the SMD land pads with surface mount technology (SMT).Type: GrantFiled: November 17, 2016Date of Patent: November 28, 2017Assignee: DECA Technologies, Inc.Inventors: Christopher M. Scanlan, Timothy L. Olson
-
Patent number: 9831153Abstract: A heat dissipating device is provided for reducing the high production costs of conventional heat dissipating devices. The heat dissipating device is mounted on a heat generating object and includes a heat conductive base having a plurality of insertion holes. At least one heat generating region is formed in a contact area between the heat conductive base and a heat source of the heat generating object. A plurality of heat dissipating columns is disposed in the at least one heat generating region and is respectively inserted into and positioned in the plurality of insertion holes. Each heat dissipating column includes a heat conductive silicone layer disposed on an outer periphery thereof.Type: GrantFiled: December 9, 2016Date of Patent: November 28, 2017Assignee: Metal Industries Research & Development CentreInventors: Chia-Hung Huang, Chih-Peng Wang, Sung-Mao Chiu, Chun-Chieh Wang, Chia-Min Wei
-
Patent number: 9820395Abstract: A hermetically sealed electronic device and method of fabrication are provided. A base layer of a wafer is created using a substrate formed from ultra-thin glass or ceramic using panel or roll to roll processing. One or more layers are bonded to the base layer. The wafer is singulated into a plurality of electronic devices having a top surface and a plurality of sides. A hermetic sealant is applied to each electronic device to completely encase the top surface and the sides while bonding to the base layer. At least one of the layers is a metallization layer formed by metal deposition. Full metallization may be applied over the entire wafer and a pattern subsequently transferred to the full metallization by one of laser and chemical etching. The electronic device may further include at least one electronic component attached to one of the layers and encased by the hermetic sealant.Type: GrantFiled: July 18, 2016Date of Patent: November 14, 2017Assignee: International Business Machines CorporationInventors: Bing Dang, John U. Knickerbocker, Minhua Lu, Jae-Woong Nah, Robert John Polastre
-
Patent number: 9818976Abstract: An electronic device may include a display having an array of organic light-emitting diodes formed on a substrate. An encapsulation layer may be formed over the array of organic light-emitting diodes to protect the organic light-emitting diodes from moisture and other contaminants. The encapsulation layer may include a transparent sheet of material interposed between upper and lower inorganic films. The reliability of the encapsulation layer is increased by dividing one or both of the inorganic films into multiple sub-layers. The sub-layers may have different densities and may be deposited in sequential steps. Additional moisture protection may be provided by forming a conformal thin-film coating over the organic light-emitting diodes. The conformal thin-film coating may be an aluminum oxide layer that is formed using atomic layer deposition techniques.Type: GrantFiled: May 6, 2015Date of Patent: November 14, 2017Assignee: Apple Inc.Inventors: Stephen S. Poon, Chih Jen Yang, Damien S. Boesch, Bhadrinarayana L. Visweswaran
-
Patent number: 9818710Abstract: An embodiment includes a semiconductor structure comprising: a backend portion including a plurality of metal layers between bottom and top metal layers; the top metal layer including a top metal layer portion having first and second opposing sidewall surfaces and a top surface that couples the sidewall surfaces to one another; an insulator layer directly contacting the top surface; and a via coupling a contact bump to the top metal layer portion; wherein a first vertical axis, orthogonal to a substrate coupled to the backend portion, intercepts the contact bump, the nitride layer, the via, and the top metal layer portion. Other embodiments are described herein.Type: GrantFiled: March 28, 2014Date of Patent: November 14, 2017Assignee: Intel CorporationInventors: Jiho Kang, Hiten Kothari, Carole C. Montarou, Andrew W. Yeoh
-
Patent number: 9818700Abstract: A semiconductor package structure includes a substrate; and a die region having a plurality of dies disposed on the substrate. A first die of the plurality of dies is larger than a second die of the plurality of dies. The semiconductor package structure further includes a plurality of stress relief structures on the substrate. At least one stress relief structure of the plurality of stress relief structures is at a corner of the substrate. Each stress relief structure is spaced from a closest die of the plurality of dies by a first distance. Upper surfaces of each stress relief structure of the plurality of stress relief structures are unconnected.Type: GrantFiled: March 7, 2016Date of Patent: November 14, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Hsien-Wei Chen
-
Patent number: 9812382Abstract: A semiconductor device includes a semiconductor chip and a plurality of leads. The leads include a first lead including a supporting portion for mounting the semiconductor chip, and a projecting portion which projects in a first direction from the supporting portion. A second lead extends in a second direction non-parallel with the first direction, and one or more third leads extends in the second direction, such that a line extending in a third direction perpendicular to the first direction passes through the second lead and the one or more third leads. The second lead includes a first portion and a second portion, the first portion having a width larger than the second portion, the first portion having one side parallel to the first direction, and the first portion located between the second portion and the first lead.Type: GrantFiled: September 22, 2016Date of Patent: November 7, 2017Assignee: ROHM CO., LTD.Inventor: Kazutaka Shibata
-
Patent number: 9812423Abstract: A semiconductor device includes: a connection terminal; a semiconductor chip having an electrode pad on one surface; a wire that connects the connection terminal and the electrode pad of the semiconductor chip; and transparent resin that covers the one surface of the semiconductor chip, and that seals the connection terminal and the wire, wherein: the wire includes a first bonded portion that is joined to the electrode pad, a second bonded portion that is joined to the connection terminal, and a loop portion that is formed so as to be continuous with the first bonded portion and has a turned back portion on a side opposite to the second bonded portion; and predetermined clearances are provided between the loop portion and the first bonded portion, and between the loop portion and other portions of the wire.Type: GrantFiled: November 19, 2014Date of Patent: November 7, 2017Assignee: AOI Electronics Co., Ltd.Inventor: Naoki Fukue
-
Patent number: 9812427Abstract: Embodiments concern Package-On-Package (PoP) structures including stud bulbs and methods of forming PoP structures. According to an embodiment, a structure includes a first substrate, stud bulbs, a die, a second substrate, and electrical connectors. The stud bulbs are coupled to a first surface of the first substrate. The die is attached to the first surface of the first substrate. The electrical connectors are coupled to the second substrate, and respective ones of the electrical connectors are coupled to respective ones of the stud bulbs.Type: GrantFiled: October 7, 2016Date of Patent: November 7, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Mirng-Ji Lii, Chung-Shi Liu, Ming-Da Cheng
-
Patent number: 9812373Abstract: An electronic module includes a semiconductor package including a semiconductor chip and an electrically insulating encapsulation body encapsulating the semiconductor chip, the encapsulation body completely covering a second main face and four side faces of the semiconductor chip, wherein a first main face of the semiconductor chip that is opposite the first main face is exposed from the encapsulation body, a heat spreader attached to the semiconductor package, the heat spreader completely covering the first main face of the semiconductor chip, and an electrically insulating layer disposed on the heat spreader remote from the semiconductor package. The electrically insulating layer is completely separated from the semiconductor chip.Type: GrantFiled: December 7, 2015Date of Patent: November 7, 2017Assignee: Infineon Technologies AGInventors: Christian Fachmann, Ralf Otremba, Klaus Schiess, Franz Stueckler
-
Patent number: 9812429Abstract: A multi-layer semiconductor device includes a first semiconductor structure having first and second opposing surfaces, the second surface of the first semiconductor structure having at least a first semiconductor package pitch. The multi-layer semiconductor device also includes a second semiconductor structure having first and second opposing surfaces, the first surface of the second semiconductor structure having a second semiconductor package pitch. The multi-layer semiconductor device additionally includes a third semiconductor structure having first and second opposing surfaces, the first surface of the third semiconductor structure having a third semiconductor package pitch which is different from at least the second semiconductor package pitch. The second and third semiconductor structures are provided on a same package level of the multi-layer semiconductor device. A corresponding method for fabricating a multi-layer semiconductor device is also provided.Type: GrantFiled: November 5, 2015Date of Patent: November 7, 2017Assignee: MASSACHUSETTS INSTITUTE OF TECHNOLOGYInventors: Rabindra N. Das, Mark A. Gouker, Pascale Gouker, Leonard M. Johnson, Ryan C. Johnson
-
Patent number: 9806058Abstract: Structures and formation methods of a chip package are provided. The chip package includes a chip stack including a number of semiconductor dies. The chip package also includes a semiconductor chip, and the semiconductor chip is higher than the chip stack. The chip package further includes a package layer covering a top and sidewalls of the chip stack and sidewalls of the semiconductor chip.Type: GrantFiled: January 21, 2016Date of Patent: October 31, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hsin Wei, Chi-Hsi Wu, Chen-Hua Yu, Hsien-Pin Hu, Shang-Yun Hou, Wei-Ming Chen
-
Patent number: 9806275Abstract: An organic light emitting diode display, including a substrate; an organic light emission display layer on the substrate; and a quantum dot layer on the organic light emission display layer, the substrate representing a color of a first wavelength range, and the quantum dot layer color-shifting the color of the first wavelength range to form a transparent light passing through the quantum dot layer.Type: GrantFiled: May 1, 2015Date of Patent: October 31, 2017Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Seung-Ho Jung, Chaun Gi Choi
-
Patent number: 9793217Abstract: A semiconductor device may include a bottom package embedded with a first semiconductor chip. The semiconductor device may include a middle package stacked over the bottom package, and embedded with at least two second semiconductor chips in a fan-out structure. The semiconductor device may include a top package stacked over the middle package, and embedded with at least two third semiconductor chips.Type: GrantFiled: July 27, 2015Date of Patent: October 17, 2017Assignee: SK hynix Inc.Inventors: Sang Eun Lee, Seung Taek Yang
-
Patent number: 9786633Abstract: A semiconductor structure includes a substrate having first and second opposing surfaces and a plurality of electrical connections extending between the first and second surfaces. The semiconductor structure also includes one or more interconnect pads having first and second opposing surfaces and one or more sides. The first surface of each one of the interconnect pads is disposed over or beneath select portions of at least the second surface of the substrate and is electrically coupled to select ones of the plurality of electrical connections. The semiconductor structure additionally includes an isolating layer having first and second opposing surfaces and openings formed in select portions of the isolating layer extending between the second surface of the isolating layer and the second surfaces of the interconnect pads. A corresponding method for fabricating a semiconductor structure is also provided.Type: GrantFiled: April 23, 2015Date of Patent: October 10, 2017Assignee: Massachusetts Institute of TechnologyInventors: Rabindra N. Das, Peter G. Murphy, Karen E. Magoon, Noyan Kinayman, Michael J. Barbieri, Timothy M. Hancock, Mark A. Gouker
-
Patent number: 9786582Abstract: A leadframe for encasing in a mold material includes a plurality of interconnected support members. A die pad is connected to the support members and includes a bottom surface. The die pad is configured to receive a die. A downset is connected to the die pad and positioned below the bottom surface. The downset includes at least one wall defining an interior volume for receiving a flow of the mold material to reduce the velocity of the mold material flow through the downset.Type: GrantFiled: January 29, 2016Date of Patent: October 10, 2017Assignee: Texas Instruments IncorporatedInventors: Chia-Yu Chang, Bob Lee, Steven Su
-
Patent number: 9778688Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package. In embodiments, an integrated circuit (IC) package may include a flexible substrate. The flexible substrate may have a plurality of dies coupled therewith. The IC package may include a first encapsulation material, having a first rigidity, disposed on the flexible substrate to at least partially encapsulate each die of the plurality dies. The IC package may further include a second encapsulation material, having a second rigidity, disposed on the flexible substrate. In embodiments, the second rigidity and the first rigidity are different from one another. Other embodiments may be described and/or claimed.Type: GrantFiled: November 12, 2014Date of Patent: October 3, 2017Assignee: INTEL CORPORATIONInventors: Jiamiao Tang, Junfeng Zhao, Michael P. Skinner, Yong She, Jiun Hann Sir, Bok Eng Cheah, Shanggar Periaman, Kooi Chi Ooi, Yen Hsiang Chew
-
Patent number: 9764430Abstract: Provided are a lead-free solder alloy which consists of Sb in an amount of more than 3.0% but 10% or less by mass, and the balance including Sn, and others.Type: GrantFiled: February 19, 2015Date of Patent: September 19, 2017Assignee: KOKI Company LimitedInventors: Atsushi Irisawa, Rie Wada
-
Patent number: 9768398Abstract: Provided are a substrate for an organic electronic device (OED), an organic electronic system, a method of manufacturing the substrate or the system, a light source for a display, and a lighting device. The substrate for an OED may form an organic electronic system having enhanced durability by preventing penetration of a foreign material such as moisture or oxygen, and thus having excellent performance including light extraction efficiency.Type: GrantFiled: December 2, 2013Date of Patent: September 19, 2017Assignee: LG CHEM, LTD.Inventors: Ji Hee Kim, Jung Hyoung Lee, Jun Rye Choi