Patents Examined by Charles L. Bowers, Jr.
-
Patent number: 5827770Abstract: A semiconductor device and fabrication process wherein the device includes a conductive layer with a localized thick region positioned below the contact hole. In one embodiment of the invention, the thick region to which contact is made is formed by means of an opening in an underlayer of material. This embodiment of the device includes an underlayer of material having an opening therein; a layer of thin conductive material formed on the underlayer and in the opening; an overlayer of material having a contact hole therethrough formed on the layer of thin conductive material; a conductor contacting the layer of thin conductive material through the contact hole; and wherein the opening in the underlayer is positioned below the contact hole and sized and shaped to form a localized thick region in the layer of thin conductive material within the opening.Type: GrantFiled: February 3, 1997Date of Patent: October 27, 1998Assignee: Micron Technology, Inc.Inventors: Howard Rhodes, Luan Tran
-
Patent number: 5827786Abstract: In forming an insulating film upon a selected region of a sample, a gaseous vapor is directed over the selected region for depositing a compound of the gaseous vapor containing elements of the insulating film. A charged particle beam is directed toward the selected region in order to decompose the deposited compound and provide the desired insulating film.Type: GrantFiled: April 28, 1997Date of Patent: October 27, 1998Assignee: FEI CompanyInventor: Joseph Puretz
-
Patent number: 5827765Abstract: A method for making an electrical connection between a trench storage capacitor and an access transistor in a DRAM cell. The electrical connection is formed through the selectively controlled outdiffusion of either N-type or P-type dopants present in the trench through a single crystalline semiconducting material which is grown by epitaxy (epi) from the trench sidewall. This epitaxially grown single crystalline layer acts as a barrier to excessive dopant outdiffusion which can occur in the processing of conventional DRAMs.Type: GrantFiled: February 22, 1996Date of Patent: October 27, 1998Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Reinhard Stengl, Erwin Hammerl, Herbert L. Ho, Jack A. Mandelman, Radhika Srinivasan, Alvin P. Short
-
Patent number: 5827777Abstract: A method for producing a relatively thin titanium nitride barrier layer in an integrated circuit is presented. The titanium nitride layer may be utilized in a tungsten plug interconnection by providing a semiconductor wafer with a conducting layer covered by an insulating layer. The insulating layer is patterned and etched to form contact holes or vias. A layer of titanium is deposited on the surface of the wafer including the sidewalls and bottom of the via. A relatively thin titanium nitride layer is then formed on the titanium layer. The formation of the titanium nitride layer includes growing titanium nitride by a reaction of a nitrogen-bearing species with the titanium layer. The titanium nitride layer prevents the underlying titanium layer from reacting with the subsequent tungsten layer which is deposited on the wafer to fill the via. The tungsten layer is then etched so that the tungsten remaining forms a plug interconnection between conducting layers.Type: GrantFiled: September 24, 1996Date of Patent: October 27, 1998Assignee: LSI Logic CorporationInventors: Richard D. Schinella, Gobi R. Padmanabhan, Joseph M. Zelayeta
-
Patent number: 5827785Abstract: A method and apparatus for improving film stability of a halogen-doped silicon oxide layer. The method includes the step of introducing a process gas including a first halogen source and a second halogen source, different from the first halogen source, into a deposition chamber along with silicon and oxygen sources. A plasma is then formed from the process gas to deposit a halogen-doped layer over a substrate disposed in the chamber. It is believed that the introduction of the additional halogen source enhances the etching effect of the film. The enhanced etching component of the film deposition improves the film's gap-fill capabilities and helps stabilizes the film. In a preferred embodiment, the halogen-doped film is a fluorosilicate glass film, SiF.sub.4 is employed as the first halogen source, TEOS is employed as a source of silicon and the second halogen source is either F.sub.2 or NF.sub.3.Type: GrantFiled: October 24, 1996Date of Patent: October 27, 1998Assignee: Applied Materials, Inc.Inventors: Mohan Krishan Bhan, Sudhakar Subrahmanyam, Anand Gupta, Virendra V. S. Rana
-
Patent number: 5827779Abstract: A method of manufacturing semiconductor mirror wafers includes a double side primary mirror polishing step and a single side final mirror polishing step. The method having the double side mirror polishing step is capable of higher flatness level wafer processing, suppression of fine dust or particles, thereby to increase the yield of semiconductor devices, higher productivity due to simplification of processes, higher quality processing with lower manufacturing cost than conventional methods.Type: GrantFiled: July 19, 1996Date of Patent: October 27, 1998Assignee: Shin-Etsu Handotai Co. Ltd.Inventors: Hisashi Masumura, Kiyoshi Suzuki, Hideo Kudo
-
Patent number: 5824599Abstract: A method for utilizing electroless copper deposition to form interconnects on a semiconductor. Once a via or a trench is formed in a dielectric layer, a titanium nitride (TiN) or tantalum (Ta) barrier layer is deposited. Then, a catalytic copper seed layer is conformally blanket deposited in vacuum over the barrier layer. Next, without breaking the vacuum, an aluminum protective layer is deposited onto the catalytic layer to encapsulate and protect the catalytic layer from oxidizing. An electroless deposition technique is then used to auto-catalytically deposit copper on the catalytic layer. The electroless deposition solution dissolves the overlying protective layer to expose the surface of the underlying catalytic layer. The electroless copper deposition occurs on this catalytic surface, and continues until the via/trench is filled.Type: GrantFiled: January 16, 1996Date of Patent: October 20, 1998Assignees: Cornell Research Foundation, Inc., Intel Corporation, Sematech, Inc.Inventors: Yosef Schacham-Diamand, Valery M. Dubin, Chiu H. Ting, Bin Zhao, Prahalad K. Vasudev, Melvin Desilva
-
Patent number: 5824587Abstract: A method is provided for forming a transistor on a substrate. In constructing the transistor, an insulative layer of material is formed on the substrate, and a gate template structure is formed on top of the insulative layer of material. The gate template structure has a length that is substantially equal to a length of a narrowest point of a gate structure for the transistor and resides over a region of the substrate which will be overlaid by the gate structure. Next, a field oxide is grown from the insulative layer of material to extend outward from the gate template structure and upward from the insulative layer of material. The gate template structure is removed to form a gate structure cavity that extends through the field oxide and is defined by cavity sidewalls and a base. In the gate structure cavity, a gate structure is masklessly formed. After the gate structure is completed, ions are introduced into the substrate to form the source and drain for the transistor.Type: GrantFiled: August 29, 1997Date of Patent: October 20, 1998Assignee: Advanced Micro Devices, Inc.Inventor: Zoran Krivokapic
-
Patent number: 5824600Abstract: A method for forming a silicide layer in a semiconductor device, including the steps of: forming a refractory metal layer on a semiconductor substrate; forming a cobalt layer on the refractory metal layer; implanting impurities in the interface between the refractory metal layer and the cobalt layer; heat treating the semiconductor substrate such that cobalt atoms from the cobalt layer pass through the refractory metal layer and form a cobalt silicide epitaxy layer on the semiconductor substrate; and removing the remaining cobalt layer and the remaining refractory metal layer.Type: GrantFiled: September 6, 1995Date of Patent: October 20, 1998Assignee: LG Semicon Co., Ltd.Inventors: Jeong Soo Byun, Hyung Jun Kim
-
Patent number: 5821163Abstract: A method for preventing oxygen microloading of an SOG layer. In one embodiment of the present invention, hydrogen is introduced into an etching environment. An etching step is then performed within the etching environment. During the etching step an SOG layer overlying a TEOS layer is etched until at least a portion of the underlying TEOS layer is exposed. The etching step continues and etches at least some of the exposed portion of the TEOS layer. During etching, the etched TEOS layer releases oxygen. The hydrogen present in the etching environment scavenges the released oxygen. As a result, the released oxygen does not microload the SOG layer. Thus, the etchback rate of the SOG layer is not significantly affected by the released oxygen, thereby allowing for controlled etchback of the SOG layer.Type: GrantFiled: February 13, 1996Date of Patent: October 13, 1998Assignee: VLSI Technology, Inc.Inventors: Ian Robert Harvey, Calvin Todd Gabriel
-
Patent number: 5821162Abstract: On a first insulating film covering a substrate, wiring layer patterns are formed. Thereafter, a second insulating film of plasma CVD--SiO.sub.2 or the like is formed thereon. A hydrogen silsesquioxane resin film having a flat surface is spin-coated on the second insulating film. Thereafter, the resin film is subjected to a first heat treatment in an inert gas atmosphere to convert the resin film into a silicon oxide film of a preceramic phase. This preceramic silicon oxide film is subjected to a second heat treatment in an oxidizing atmosphere to convert this preceramic silicon oxide film into a silicon oxide film of a ceramic phase. In this case, a fine size projection is generated on the surface of the ceramic silicon oxide film. On the ceramic silicon oxide film, a third insulating film of plasma CVD--PSG or the like is formed which does not reflect the fine size projection. Thereafter, a fourth insulating film of plasma CVD--SiO.sub.2 is formed, followed by formation of a second wiring layer.Type: GrantFiled: July 12, 1996Date of Patent: October 13, 1998Assignee: Yamaha CorporationInventors: Takahisa Yamaha, Yushi Inoue
-
Patent number: 5821175Abstract: An apparatus and method for removing surface contaminants from a surface of a substrate provides a laminar flow of inert gas over the substrate surface while irradiating the substrate. The invention enables removal of surface contaminants without altering the underlying molecular crystal structure of the substrate. The source of high-energy irradiation includes a pulsed or continuous wave laser or high-energy lamp.Type: GrantFiled: November 9, 1994Date of Patent: October 13, 1998Assignee: Cauldron Limited PartnershipInventor: Audrey C. Engelsberg
-
Patent number: 5821138Abstract: A method of manufacturing a semiconductor device, comprises the steps of: forming a first insulating film on a first substrate; forming a second insulating film on the first insulating film; forming an amorphous silicon film on the second insulating film; holding a metal element that promotes the crystallization of silicon in contact with a surface of the amorphous silicon film; crystallizing the amorphous silicon film through a heat treatment to obtain a crystalline silicon film; forming a thin-film transistor using the crystalline silicon film; forming a sealing layer that seals the thin-film transistor; bonding a second substrate having a translucent property to the sealing layer; and removing the first insulating film to peel off the first substrate.Type: GrantFiled: February 16, 1996Date of Patent: October 13, 1998Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Satoshi Teramoto
-
Patent number: 5821171Abstract: A high quality interface between a GaAs-based semiconductor and a Ga.sub.2 O.sub.3 dielectric an be formed if the semiconductor surface is caused to have less than 1% of a monolayer impurity coverage at completion of the first monolayer of the Ga.sub.2 O.sub.3 on the surface. This is achieved, for instance, by preparing the surface of a GaAs wafer under UHV conditions in a first growth chamber, transferring the wafer through a transfer module under UHV to a second growth chamber that is also under UHV, and growing the dielectric by evaporation of Ga.sub.2 O.sub.3 from a solid source, the process carried out such that the integrated impurity exposure of the surface is at most 100 Langmuirs. Articles according to the invention have low interface state density (<10.sup.11 /cm.sup.2 .multidot.eV) and interface recombination velocity (<10.sup.4 cm/s). Semiconductor/Ga.sub.2 O.sub.3 structures according to the invention can be used advantageously in a variety of electronic or optoelectronic devices, e.g.Type: GrantFiled: March 22, 1995Date of Patent: October 13, 1998Assignee: Lucent Technologies Inc.Inventors: Minghwei Hong, Jueinai Raynien Kwo, Joseph Petrus Mannaerts, Matthias Passlack, Fan Ren, George John Zydzik
-
Patent number: 5821173Abstract: A semiconductor element including a silicon substrate, a silicon oxide film formed on the silicon substrate, and a top electrode formed on the silicon oxide film, wherein chromium is included only in a region of the silicon oxide film, the region including the interface between the silicon oxide film and the top electrode and the vicinity of the interface, and the method of manufacturing the same.Type: GrantFiled: July 1, 1996Date of Patent: October 13, 1998Assignee: Nippon Steel CorporationInventor: Makoto Takiyama
-
Patent number: 5821146Abstract: A method of manufacturing a transistor having LDD regions in which the source and drain regions are formed by implanting ions through a photoresist layer at an energy of 1 MeV and greater and the LDD regions are formed by low energy ion implantation after the oxide layer is removed from the active region and the gate. In a second embodiment, the source and drain regions are formed without a photoresist layer by ion implantation and the LDD regions are formed by low energy ion implantation after the oxide layer is removed from the active region and the gate.Type: GrantFiled: June 7, 1995Date of Patent: October 13, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Kuang-Yeh Chang, Yowjuang W. Liu, Mark I. Gardner, Fred Hause
-
Patent number: 5821151Abstract: A method of manufacturing a capacitor for use in semiconductor memories includes forming an undoped dot silicon layer on a doped polysilicon layer. Thermal oxidation is used to convert the dot silicon layer and portions of the doped polysilicon layer into silicon oxide. Then a CMP process is used to remove the oxidized dot silicon layer to create a silicon oxide etching mask. Next, an etching process is performed to form a large number of cavities in the doped polysilicon layer. The silicon oxide layer is then removed and the doped polysilicon layer is patterned and etched to form a bottom storage node of the capacitor.Type: GrantFiled: May 22, 1997Date of Patent: October 13, 1998Assignee: Vanguard International Semiconductor CorporationInventor: Horng-Huei Tseng
-
Patent number: 5821174Abstract: A passivation layer of semiconductor device, which comprises a chrome oxide on a silicon nitride or both on and beneath a silicon nitride. The chrome oxide is deposited in a physical vapor deposition technique, relieving the compressive stress of the silicon nitride so as to prevent cracks from occurring therein.Type: GrantFiled: June 26, 1997Date of Patent: October 13, 1998Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Kwon Hong, Young Jung Kim
-
Patent number: 5821142Abstract: The present invention provides a method for fabricating a multiple pillar shaped capacitor which has pillars of a smaller dimension than the resolution of the photolithography tool. The invention has two embodiments for forming the pillars and third embodiment for patterning a conductive layer into discrete bottom electrodes. The method begins by forming a conductive layer on a first planarization layer. For the first embodiment, the pillars are formed using a photolithography mask with a pattern of spaced transparent areas. The dimensions of the spaced transparent areas and distances between the spaced transparent areas are smaller then that of the resolution of the lithographic tool. Spaced oxide islands are formed with the mask and are used as an etch mask to form spaced pillars from the conductive layer. The second embodiment for forming the pillars involves using small titanium silicide islands as an etch mask to define the pillars.Type: GrantFiled: April 8, 1996Date of Patent: October 13, 1998Assignee: Vanguard International SemiconductorInventors: JanMye Sung, Howard C. Kirsch, Chih-Yuan Lu
-
Patent number: 5821172Abstract: A semiconductor manufacturing process in which a single crystal silicon semiconductor substrate is immersed in an oxidation chamber maintained at a first temperature preferably between 400.degree. and 700.degree. C. for a first duration. During the first duration, the oxidation chamber comprises a first ambient gas of N.sub.2 or Argon. Thereafter, the ambient temperature within the oxidation chamber is ramped to a second temperature in the range of approximately 600.degree. to 1100.degree. C. NH.sub.3 is then introduced into the oxidation chamber simultaneously with either NO or N.sub.2 O to form an oxynitride layer. Thereafter, a conductive gate structure is formed on the oxynitride layer and a source/drain impurity distribution is introduced into a pair of source/drain regions laterally displaced on either side of the channel region of the semiconductor substrate. The channel region is aligned with the conductive gate.Type: GrantFiled: January 6, 1997Date of Patent: October 13, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Mark C. Gilmer, Mark I. Gardner