Patents Examined by Elias Ullah
-
Patent number: 11606867Abstract: Various foldable, or flexible, displays and associated methods are enabled. For instance, a screen comprises a first rigid display at a first end of a surface of a flexible substrate. A second rigid display is at a second end of the surface of the flexible substrate. A flexible display is on the surface of the flexible substrate, between the first rigid display and the second rigid display, wherein a first section of the flexible substrate underneath the flexible display is thicker than a second section of the flexible substrate underneath the first rigid display or the second rigid display, and the first rigid display and second rigid display, and flexible display are covered with a protective foldable layer.Type: GrantFiled: February 19, 2020Date of Patent: March 14, 2023Assignee: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Hongyu Yu, Siqi Yu
-
Patent number: 11600601Abstract: A semiconductor package comprising a first semiconductor chip and a second semiconductor chip disposed on the first semiconductor chip, wherein the first semiconductor chip includes a first semiconductor body, an upper pad structure, and a first through-electrode penetrating the first semiconductor body and electrically connected to the upper pad structure, and the second semiconductor chip includes a second semiconductor body, a lower bonding pad, and an internal circuit structure including a circuit element, internal circuit wirings, and a connection pad pattern disposed on the same level as the lower bonding pad, the upper pad structure includes upper bonding pads and connection wirings, the upper bonding pads are disposed at positions corresponding to the lower bonding pad and the connection pad pattern, and the internal circuit structure is electrically connected to the first through-electrode through at least one of the upper bonding pads and the connection wirings.Type: GrantFiled: July 21, 2021Date of Patent: March 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Aenee Jang
-
Patent number: 11594516Abstract: A semiconductor package includes a package substrate, an interposer provided on the package substrate, a plurality of semiconductor devices on the interposer and spaced apart from each other, and electrically connected to each other through the interposer, at least one dummy member on the interposer to cover at least one corner portion of the interposer and arranged spaced apart from a first semiconductor device among the plurality of semiconductor devices, and a sealing member contacting the interposer and filling a space between the first semiconductor device and the at least one dummy member so as to cover a first side surface of the first semiconductor device, a first side surface of the at least one dummy member, and an upper surface of the dummy member. A second side surface, opposite to the first side surface, of the at least one dummy member is uncovered by the sealing member.Type: GrantFiled: April 30, 2021Date of Patent: February 28, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Aenee Jang
-
Patent number: 11587907Abstract: A package structure includes a first die, a second die, a bonding die, a gap fill structure and conductive vias. The bonding die includes a bonding dielectric layer and bonding pads. The bonding dielectric layer is bonded to a first dielectric layer of the first die and a second dielectric layer of the second die. The bonding pads are embedded in the bonding dielectric layer and electrically bonded to a first conductive pad of the first die and a second conductive pad of the second die. The gap fill structure is disposed on the first die and the second die, and laterally surrounds the bonding die. The conductive vias penetrates through the gap fill structure to electrically connect to the first die and the second die.Type: GrantFiled: March 15, 2021Date of Patent: February 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzuan-Horng Liu, Hsien-Wei Chen, Jiun-Heng Wang, Ming-Fa Chen
-
Patent number: 11581162Abstract: Lithographic apparatuses suitable for complementary e-beam lithography (CEBL) are described. In an example, a method of forming a pattern for a semiconductor structure includes forming a pattern of parallel lines above a substrate. The method also includes aligning the substrate in an e-beam tool to provide the pattern of parallel lines parallel with a scan direction of the e-beam tool. The e-beam tool includes a column having a blanker aperture array (BAA) with a staggered pair of columns of openings along an array direction orthogonal to the scan direction. The method also includes forming a pattern of cuts or vias in or above the pattern of parallel lines to provide line breaks for the pattern of parallel lines by scanning the substrate along the scan direction. A cumulative current through the column has a non-zero and substantially uniform cumulative current value throughout the scanning.Type: GrantFiled: July 29, 2021Date of Patent: February 14, 2023Assignee: Intel CorporationInventors: Shakul Tandon, Mark C. Phillips, Shem O. Ogadhoh, John A. Swanson
-
Patent number: 11581252Abstract: A semiconductor module includes at least two semiconductor elements connected in parallel; a control circuit board placed between the at least two semiconductor elements; a control terminal for external connection; a first wiring member that connects the control terminal and the control circuit board; and a second wiring member that connects a control electrode of one of the at least two semiconductor elements and the control circuit board, wherein the second wiring member is wire-bonded from the control electrode towards the control circuit board, and has a first end on the control electrode and a second end on the control circuit board, the first end having a cut end face facing upward normal to a surface of the control electrode and the second end having a cut end face facing sideways parallel to a surface of the control circuit board.Type: GrantFiled: March 1, 2021Date of Patent: February 14, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takafumi Yamada, Kohei Yamauchi, Tatsuhiko Asai, Hiromichi Gohara
-
Patent number: 11574893Abstract: An electronic device includes a carrier having at least one bonding pad, a plurality of electronic elements disposed on the carrier and one of the electronic elements including a substrate and at least one connecting terminal disposed between the substrate and the carrier. The electronic elements are electrically connected to the at least one bonding pad via the at least one connecting terminal.Type: GrantFiled: November 30, 2020Date of Patent: February 7, 2023Assignee: InnoLux CorporationInventors: Jen-Hai Chi, Chia-Ping Tseng, Chen-Lin Yeh, Yan-Zheng Wu
-
Patent number: 11574868Abstract: A fan-out semiconductor package includes a frame substrate having a through hole therein, a semiconductor chip in the through hole, wherein the semiconductor chip includes a chip body, a chip pad on a surface of the chip body and a passivation layer on the chip body and on the chip pad, an encapsulation layer on side surfaces of the semiconductor chip within the through hole, and a guard ring on the passivation layer and on an edge portion of the chip body.Type: GrantFiled: September 16, 2020Date of Patent: February 7, 2023Inventors: Joonsung Kim, Khaile Kim
-
Patent number: 11569140Abstract: Implementations of semiconductor packages may include: a die coupled to a substrate; a housing coupled to the substrate and at least partially enclosing the die within a cavity of the housing, and; a pin fixedly coupled to the housing and electrically coupled with the die, wherein the pin includes a reversibly elastically deformable lower portion configured to compress to prevent a lower end of the pin from lowering beyond a predetermined point relative to the substrate when the housing is lowered to be coupled to the substrate.Type: GrantFiled: February 24, 2020Date of Patent: January 31, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng Lin, Chee Hiong Chew, Francis J. Carney
-
Patent number: 11560305Abstract: Function fabrication in a microfluidic device manufactured with a custom 3D printer. The functions may include, for example, transporting or routing fluid, fluid mixing through flow and/or diffusion, blocking fluid (valve), pumping fluid, providing chemical reaction regions, providing analyte capture regions, and providing analyte separation regions. The fluid may be a liquid or a gas.Type: GrantFiled: October 2, 2020Date of Patent: January 24, 2023Inventors: Gregory Nordin, Adam Woolley, Hua Gong, Jose Sanchez Noriega, Anna Virginia Bickham
-
Patent number: 11545470Abstract: In a semiconductor module, semiconductor chips are each provided with a drain portion on one of a pair of surfaces facing each other, and a source portion and a gate portion on the other surface. Substrates each include three power supply patterns capable of transmitting power supplied from a power supply, and at least two signal patterns capable of transmitting a control signal. The three power supply patterns and the two signal patterns extend in parallel to each other along a first direction. Among the three power supply patterns, two of them are capable of mounting the semiconductor chips and connectable to the drain portions of the mounted semiconductor chips, and remaining one of them is connectable to the source portions of the semiconductor chips. The two signal patterns are connectable to the gate portions of the semiconductor chips.Type: GrantFiled: August 23, 2021Date of Patent: January 3, 2023Assignee: YAZAKI CORPORATIONInventors: Mitsuaki Morimoto, Kazuo Sugimura, Kazuya Tsubaki, Eiichiro Oishi, Yasuyuki Shigezane
-
Patent number: 11538990Abstract: A method for forming a resistive random access memory structure. The resistive random access memory structure includes a bottom electrode; a variable resistance layer disposed on the bottom electrode; a top electrode disposed on the variable resistance layer; a protection layer surrounding the variable resistance layer, wherein a top surface of the protection layer and a top surface of the top electrode are coplanar; and an upper interconnect structure disposed on the top electrode, wherein the upper interconnect structure is electrically connected to the top electrode and directly contacts a sidewall of the protection layer.Type: GrantFiled: July 9, 2021Date of Patent: December 27, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Patent number: 11538784Abstract: A light emitting device including at least one LED stack, electrode pads disposed on the LED stack, and cantilever electrodes disposed on the electrode pads, respectively, in which each of the cantilever electrodes has a fixed edge that is fixed to one of the electrode pads and a free standing edge that is spaced apart from the one of the electrode pads.Type: GrantFiled: May 18, 2020Date of Patent: December 27, 2022Assignee: SEOUL VIOSYS CO., LTD.Inventor: Jong Hyeon Chae
-
Patent number: 11527608Abstract: A method for forming a superjunction transistor device includes: forming a plurality of semiconductor layers one on top of the other; implanting dopant atoms of a first doping type into each semiconductor layer to form first implanted regions in each semiconductor layer; implanting dopant atoms of a second doping type into each semiconductor layer to form second implanted regions in each semiconductor layer. Each of implanting the dopant atoms of the first and second doping types into each semiconductor layer includes forming a respective implantation mask on a respective surface of each semiconductor layer, and at least one of forming the first implanted regions and the second implanted regions in at least one of the semiconductor layers includes a tilted implantation process which uses an implantation vector that is tilted by a tilt angle relative to a normal of the respective horizontal surface of the respective semiconductor layer.Type: GrantFiled: March 8, 2021Date of Patent: December 13, 2022Assignee: Infineon Technologies Dresden GmbH & Co. KGInventors: Franz Hirler, Wolfgang Jantscher, Yann Ruet, Armin Willmeroth
-
Patent number: 11521957Abstract: In one embodiment, a semiconductor device includes a first substrate with a transistor formed in a first active are, a first bonding pad electrically connected to the transistor and a first metal pad surrounding the first active area. A second substrate of a type that is different from the first substrate includes a passive circuit element in a second active area on a front surface, a second bonding pad electrically connected to the passive circuit element, a second metal pad surrounding the second active area, and a mounting pad on a back surface of the second substrate with a through-via electrically connecting the second bonding pad to the mounting pad. A first interconnection extends from the first bonding pad to the second bonding pad, and a second interconnection extends from the first metal pad to the second metal pad and surrounds the region through which the first interconnection extends.Type: GrantFiled: July 8, 2021Date of Patent: December 6, 2022Assignee: RFHIC CORPORATIONInventor: Won Sang Lee
-
Method for increasing the electrical functionality, and/or service life, of power electronic modules
Patent number: 11521899Abstract: In a method for increasing the electrical functionality, and/or service life, of power electronic modules, the power electronic circuit carrier, and/or the metallisation applied onto the power electronic circuit carrier, and/or a base plate connected, or to be connected, to a rear face of the power electronic circuit carrier, is finely structured by means of local material removal with at least one laser beam, so as to reduce thermomechanical stresses occurring during the production or operation of the module. In an alternative form of embodiment, the metallisation applied onto the front face of the power electronic circuit carrier is structured, or an already created structure is refined or supplemented, by means of local material removal with laser radiation, so as to achieve a prescribed electrical functionality of the metallisation.Type: GrantFiled: March 30, 2021Date of Patent: December 6, 2022Assignee: FRAUNHOFER-GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG E.V.Inventors: Christoph Friedrich Bayer, Andreas Schletz -
Patent number: 11512817Abstract: A lighting system that is part of a headlight module of a motor vehicle includes an array of LED light sources that include no organic materials. Each light source includes a glass lens attached to a phosphor glass converter plate, which itself is attached to an LED die that is flip-chip mounted on a mounting substrate. The converter plate includes phosphor particles embedded in glass. Each lens is disposed laterally over a single LED die. The converter plate is attached to the LED die by a first bonding layer, and the lens is attached to the converter plate by a second bonding layer. Both bonding layers are made of a metal oxide and are thinner than the converter plate. Either each lens does not extend horizontally outside the lateral boundary of each converter plate, or the lens portions centered on each LED die are part of a unitary lens array.Type: GrantFiled: April 9, 2021Date of Patent: November 29, 2022Assignee: Bridgelux, Inc.Inventor: Tao Xu
-
Patent number: 11508631Abstract: A semiconductor device may include function circuits and a test line structure beside the function circuits. The test line structure includes standard cell circuit blocks including a first components and environment circuit regions between the standard cell circuit blocks. The environment circuit regions include second components. The first components are different from the second components in structure, arrangement or a combination thereof.Type: GrantFiled: September 10, 2020Date of Patent: November 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yen-Chun Lin, Bao-Ru Young, Ting-Yun Wu, Yen-Sen Wang, Hsiao-Wen Hsu
-
Patent number: 11508672Abstract: A semiconductor device including a base, a buffer member, a frame, a lid, and a semiconductor element, is disclosed. The ceramic frame is mounted on the copper base with the molybdenum buffer member interposed therebetween. The semiconductor element is sealed in a space within the frame defined by the lid. The frame includes a top portion, a lower stage portion that is disposed below the top portion and is provided with an input electrode and an output electrode, and an upper stage portion. The upper stage portion is formed in an arrangement direction of the input electrode and the output electrode, and is formed below the top portion and above the lower stage portion. The upper stage portion includes an upper stage connection portion formed on the periphery of the lower stage portion in a direction intersecting the arrangement direction of the input electrode and the output electrode.Type: GrantFiled: December 18, 2020Date of Patent: November 22, 2022Assignee: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventor: Tuneyuki Tanaka
-
Patent number: 11508697Abstract: According to one embodiment, a semiconductor memory device includes a memory cell, a first voltage generator and a second voltage generator. The memory cell is provided above a substrate. The first voltage generator is provided between the substrate and the memory cell. The first voltage generator is configured to generate a first voltage to be supplied to the memory cell. The second voltage generator is provided between the substrate and the memory cell. The second voltage generator is configured to generate the first voltage and have a circuit configuration equivalent to the first voltage generator.Type: GrantFiled: March 2, 2020Date of Patent: November 22, 2022Assignee: Kioxia CorporationInventors: Tomoya Sanuki, Hiroshi Maejima, Tetsuaki Utsumi