Patents Examined by Grant S Withers
-
Patent number: 11881479Abstract: The present invention provides a nitride semiconductor device, including an insulating substrate, a substrate over the first surface of the insulating substrate, a first lateral transistor over a first region of the substrate, wherein the first lateral transistor includes a first nitride semiconductor layer formed over the substrate, and a first gate electrode, a first source electrode and a first drain electrode formed over the first nitride semiconductor layer, and a second lateral transistor over a second region of the substrate, wherein the second lateral transistor includes a second nitride semiconductor layer formed over the substrate, and a second gate electrode, a second source electrode and a second drain electrode formed over the second nitride semiconductor layer, and a separation trench formed over a third region, wherein the third region is between the first region and the second region.Type: GrantFiled: March 4, 2022Date of Patent: January 23, 2024Assignee: ROHM CO., LTD.Inventor: Hirotaka Otake
-
Patent number: 11876111Abstract: A sensor includes a sensor array. The sensor array includes a plurality of passive imaging pixels and a plurality of time of flight (TOF) imaging pixels. A method of imaging includes collecting passive imaging data from a sensor array and collecting time of flight (TOF) imaging data from the sensor array. Collecting passive imaging data and collecting TOF imaging data can be performed at least partially at the same time and along a single optical axis without parallax.Type: GrantFiled: March 18, 2021Date of Patent: January 16, 2024Assignee: Sensors Unlimited, Inc.Inventor: John Angelo Wieners
-
Patent number: 11876120Abstract: A semiconductor device includes: a channel layer not containing Al; a barrier layer above the channel layer containing Al; a recess; and an ohmic electrode in the recess, which is in ohmic contact with a two-dimensional electron gas layer. An Al composition ratio distribution of the barrier layer has a maximum point at a first position. The semiconductor device includes: a first inclined surface of the barrier layer which includes the first position and is in contact with the ohmic electrode; and a second inclined surface of the barrier layer which intersects the first inclined surface on a lower side of the first inclined surface, and is in contact with the ohmic electrode. To the surface of the substrate, an angle of the second inclined surface is smaller than an angle of the first inclined surface. A position of the first intersection line is lower than the first position.Type: GrantFiled: May 24, 2021Date of Patent: January 16, 2024Assignee: Nuvoton Technology Corporation JapanInventors: Yusuke Kanda, Kenichi Miyajima
-
Patent number: 11855219Abstract: A fin field effect transistor (FinFET), and a method of forming, is provided. The FinFET has a fin having one or more semiconductor layers epitaxially grown on a substrate. A first passivation layer is formed over the fins, and isolation regions are formed between the fins. An upper portion of the fins are reshaped and a second passivation layer is formed over the reshaped portion. Thereafter, a gate structure may be formed over the fins and source/drain regions may be formed.Type: GrantFiled: October 25, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Yen-Yu Chen, Chi-Yuan Shih, Chi-Wen Liu
-
Patent number: 11848192Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a heterojunction bipolar transistor having an emitter base junction with a silicon-oxygen lattice interface and methods of manufacture. The device includes: a collector region buried in a substrate; shallow trench isolation regions, which isolate the collector region buried in the substrate; a base region on the substrate and over the collector region; an emitter region composed of a single crystalline of semiconductor material and located over with the base region; and an oxide interface at a junction of the emitter region and the base region.Type: GrantFiled: December 16, 2020Date of Patent: December 19, 2023Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Vibhor Jain, Anthony K. Stamper, Steven M. Shank, John J. Pekarik
-
Patent number: 11848371Abstract: A transistor includes a first layer comprising a group III-nitride semiconductor. A second layer comprising a group III-nitride semiconductor is disposed over the first layer. A third layer comprising a group III-nitride semiconductor is disposed over the second layer. An interface between the second layer and the third layer form a polarization heterojunction. A fourth layer comprising a group III-nitride semiconductor is disposed over the third layer. An interface between the third layer and the fourth layer forms a pn junction. A first electrical contact pad is disposed on the fourth layer. A second electrical contact pad is disposed on the third layer. A third electrical contact pad is electronically coupled to bias the polarization heterojunction.Type: GrantFiled: July 2, 2020Date of Patent: December 19, 2023Assignee: XEROX CORPORATIONInventors: Thomas Wunderer, Jengping Lu, Noble M. Johnson
-
Patent number: 11843043Abstract: A method fabricating a GaN based sensor including: forming a gate dielectric layer over a GaN hetero-structure including a GaN layer formed over a substrate and a first barrier layer formed over the GaN layer; forming a first mask over the gate dielectric layer; etching the gate dielectric layer and the first barrier layer through the first mask, thereby forming source and drain contact openings; removing the first mask; forming a metal layer over the gate dielectric layer, wherein the metal layer extends into the source and drain contact openings; forming a second mask over the metal layer; etching the metal layer, the gate dielectric layer and the GaN heterostructure through the second mask, wherein a region of the GaN heterostructure is exposed; and thermally activating the metal layer in the source and drain contact openings. The gate dielectric may exhibit a sloped profile, and dielectric spacers may be formed.Type: GrantFiled: November 4, 2021Date of Patent: December 12, 2023Assignee: Tower Semiconductor Ltd.Inventors: Ruth Shima-Edelstein, Ronen Shaul, Roy Strul, Anatoly Sergienko, Liz Poliak, Ido Gilad, Alex Sirkis, Yakov Roizin
-
Patent number: 11810910Abstract: A group III nitride transistor structure capable of reducing a leakage current and a fabricating method thereof are provided. The group III nitride transistor structure includes: a first heterojunction and a second heterojunction which are laminated, wherein the first heterojunction is electrically isolated from the second heterojunction via a high resistance material and/or insertion layer; a first electrode, a second electrode and a first gate which are matched with the first heterojunction, wherein a third semiconductor is arranged between the first gate and the first heterojunction, and the first gate is also electrically connected with the first electrode; a source, a drain and a second gate which are matched with the second heterojunction, wherein the source and the drain are also respectively electrically connected with the first gate and the second electrode, and a sixth semiconductor is arranged between the second gate and the second heterojunction.Type: GrantFiled: March 3, 2022Date of Patent: November 7, 2023Assignee: SUZHOU INSTITUTE OF NANO-TECH AND NANO-BIONICS (SINANO) , CHINESE ACADEMY OF SCIENCESInventors: Xing Wei, Xiaodong Zhang, Desheng Zhao, Baoshun Zhang
-
Patent number: 11799025Abstract: An HEMT includes a semiconductor body, which includes a semiconductor heterostructure, and a conductive gate region. The gate region includes: a contact region, which is made of a first metal material and contacts the semiconductor body to form a Schottky junction; a barrier region, which is made of a second metal material and is set on the contact region; and a top region, which extends on the barrier region and is made of a third metal material, which has a resistivity lower than the resistivity of the first metal material. The HEMT moreover comprises a dielectric region, which includes at least one front dielectric subregion, which extends over the contact region, delimiting a front opening that gives out onto the contact region; and wherein the barrier region extends into the front opening and over at least part of the front dielectric subregion.Type: GrantFiled: December 6, 2019Date of Patent: October 24, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Ferdinando Iucolano, Cristina Tringali
-
Patent number: 11730005Abstract: Various light emitting diode device embodiments that include emissive material elements, e.g., core-shell quantum dots, that are either (i) provided in nanoscale holes provided in an insulating layer positioned between an electron supply/transport layer and a hole supply/transport layer, or (ii) provided on a suspension layer positioned above and covering a nanoscale hole in such an insulating layer. Also, various methods of making such light emitting diode devices, including lithographic and non-lithographic methods.Type: GrantFiled: May 26, 2021Date of Patent: August 15, 2023Assignee: University of Pittsburgh—of the Commonwealth System of Higher EducationInventors: Hong Koo Kim, Daud Hasan Emon
-
Patent number: 11721729Abstract: The present disclosure provides a semiconductor device and a fabrication method thereof. The semiconductor device includes a substrate, a channel layer disposed on the substrate, and a barrier layer disposed on the channel layer. The semiconductor device further includes a dielectric layer disposed on the barrier layer and defining a first recess exposing a portion of the barrier layer. The semiconductor device further includes a first spacer disposed within the first recess, wherein the first spacer comprises a surface laterally connecting the dielectric layer to the barrier layer.Type: GrantFiled: March 25, 2020Date of Patent: August 8, 2023Assignee: INNOSCIENCE (ZHUHAI) TECHNOLOGY CO., LTD.Inventor: King Yuen Wong
-
Patent number: 11723292Abstract: The present disclosure, in some embodiments, relates to a memory device. The memory device includes a dielectric protection layer having sidewalls defining an opening over a conductive interconnect within an inter-level dielectric (ILD) layer. A bottom electrode structure extends from within the opening to directly over the dielectric protection layer. A variable resistance layer is over the bottom electrode structure and a top electrode is over the variable resistance layer. A top electrode via is disposed on the top electrode and directly over the dielectric protection layer.Type: GrantFiled: June 24, 2020Date of Patent: August 8, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yang Chang, Wen-Ting Chu, Kuo-Chi Tu, Yu-Wen Liao, Hsia-Wei Chen, Chin-Chieh Yang, Sheng-Hung Shih, Wen-Chun You
-
Patent number: 11721751Abstract: An HEMT includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer. The composition of the first III-V compound layer is different from that of the second III-V compound layer. A gate is disposed on the second III-V compound layer. The gate includes a first P-type III-V compound layer, an undoped III-V compound layer and an N-type III-V compound layer are deposited from bottom to top. The first P-type III-V compound layer, the undoped III-V compound layer, the N-type III-V compound layer and the first III-V compound layer are chemical compounds formed by the same group III element and the same group V element. A drain electrode is disposed at one side of the gate. A drain electrode is disposed at another side of the gate. A gate electrode is disposed directly on the gate.Type: GrantFiled: January 20, 2021Date of Patent: August 8, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventor: Po-Yu Yang
-
Patent number: 11721692Abstract: The present disclosure provides a semiconductor device and a fabrication method thereof. The semiconductor device includes a III-V material layer, a first gate, a second gate, and a first passivation layer. The first gate and the second gate are on the III-V material layer. The first passivation layer is on the first gate. A first activation ratio of an element in the first gate is different from a second activation ratio of the element in the second gate.Type: GrantFiled: July 3, 2020Date of Patent: August 8, 2023Assignee: INNOSCIENCE (ZHUHAI) TECHNOLOGY CO., LTD.Inventors: Qiyue Zhao, Wuhao Gao, Zu Er Chen
-
Patent number: 11715791Abstract: A semiconductor-on-insulator (SOI) substrate with a compliant substrate layer advantageous for seeding an epitaxial III-N semiconductor stack upon which III-N devices (e.g., III-N HFETs) may be formed. The compliant layer may be (111) silicon, for example. The SOI substrate may further include another layer that may have one or more of lower electrical resistivity, greater thickness, or a different crystal orientation relative to the compliant substrate layer. A SOI substrate may include a (100) silicon layer advantageous for integrating Group IV devices (e.g., Si FETs), for example. To reduce parasitic coupling between an HFET and a substrate layer of relatively low electrical resistivity, one or more layers of the substrate may be removed within a region below the HFETs. Once removed, the resulting void may be backfilled with another material, or the void may be sealed, for example during back-end-of-line processing.Type: GrantFiled: September 28, 2017Date of Patent: August 1, 2023Assignee: Intel CorporationInventors: Marko Radosavljevic, Han Wui Then, Sansaptak Dasgupta, Kevin Lin, Paul Fischer
-
Patent number: 11715778Abstract: According to one embodiment, a semiconductor device includes first, second, and third electrodes, and first, second, and third semiconductor regions. The third electrode is between the first electrode and the second electrodes. The first semiconductor region includes Alx1Ga1-x1N and includes first to seventh partial regions. The fourth partial region is between the first partial region and the third partial region. The fifth partial region is between the third partial region and the second partial region. The second semiconductor region includes Alx2Ga1-x2N and includes first and second semiconductor portions. The sixth partial region is between the fourth partial region and the first semiconductor portion. The seventh partial region is between the fifth partial region and the second semiconductor portion. The third semiconductor region includes Alx3Ga1-x3N and includes a first semiconductor film part. The first semiconductor film part is between the sixth partial region and the third electrode.Type: GrantFiled: February 21, 2020Date of Patent: August 1, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Akira Mukai, Masahiko Kuraguchi
-
Patent number: 11715792Abstract: Various embodiments of the present disclosure are directed toward an integrated chip including an undoped layer overlying a substrate. A first barrier layer overlies the undoped layer. A doped layer overlies the first barrier layer. Further, a second barrier layer overlies the first barrier layer, where the second barrier layer is laterally offset from a perimeter of the doped layer by a non-zero distance. The first and second barrier layers comprise a same III-V semiconductor material. A first atomic percentage of a first element within the first barrier layer is less than a second atomic percentage of the first element within the second barrier layer.Type: GrantFiled: May 12, 2020Date of Patent: August 1, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yun-Hsiang Wang, Chun Lin Tsai, Jiun-Lei Jerry Yu, Po-Chih Chen, Chia-Ling Yeh, Ching Yu Chen
-
Patent number: 11710785Abstract: A High Electron Mobility Transistor (HEMT) device can include an AlN buffer layer on a substrate and an epi-GaN channel layer on the AlN buffer layer. An AlN barrier layer can be on the Epi-GaN channel layer to provide a channel region in the epi-GaN channel layer. A GaN drain region can be recessed into the epi-GaN channel layer at a first end of the channel region and a GaN source region can be recessed into the epi-GaN channel layer at a second end of the channel region opposite the first end of the channel region. A gate electrode can include a neck portion with a first width that extends a first distance above the AlN barrier layer between the GaN drain region and the GaN source region to a head portion of the gate electrode having a second width that is greater than the first width.Type: GrantFiled: June 4, 2020Date of Patent: July 25, 2023Assignee: Cornell UniversityInventors: Austin Hickman, Reet Chaudhuri, Samuel James Bader, Huili Grace Xing, Debdeep Jena
-
Patent number: 11705511Abstract: Structures, devices and methods are provided for forming an interface protection layer (204) adjacent to a fully or partially recessed gate structure (202) of a group III nitride, a metal-insulator-semiconductor high-electron-mobility transistor (MIS-HEMT) device or a metal-insulator-semiconductor field-effect transistor (MIS-FET) device, and forming agate dielectric (114) disposed the interface protection layer (204).Type: GrantFiled: August 16, 2017Date of Patent: July 18, 2023Assignee: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Jing Chen, Mengyuan Hua
-
Patent number: 11699723Abstract: An N-polar III-N high-electron mobility transistor device can include a III-N channel layer over an N-face of a III-N backbarrier, wherein a compositional difference between the channel layer and the backbarrier causes a 2DEG channel to be induced in the III-N channel layer adjacent to the interface between the III-N channel layer and the backbarrier. The device can further include a p-type III-N layer over the III-N channel layer and a thick III-N cap layer over the p-type III-N layer. The III-N cap layer can cause an increase in the charge density of the 2DEG channel directly below the cap layer, and the p-type III-N layer can serve to prevent a parasitic 2DEG from forming in the III-N cap layer.Type: GrantFiled: September 23, 2022Date of Patent: July 11, 2023Assignee: MONDE Wireless Inc.Inventor: Brian Romanczyk