Patents Examined by Hien N Nguyen
-
Patent number: 11727975Abstract: A nonvolatile memory device of an embodiment includes: a first wiring line extending in a first direction; a second wiring line extending in a second direction intersecting the first direction; a memory cell disposed between the first layer and the second layer, and has first and second terminals, the memory cell including a variable resistance element; a first drive circuit capable of supplying a first potential and a second potential lower than the first potential; a second drive circuit supplying a third potential having a different polarity from a polarity of the first potential; a third drive circuit capable of supplying the second potential and a fourth potential higher than the second potential; a fourth drive circuit supplying a fifth potential having a different polarity from a polarity of the first potential; and a control circuit electrically connected to the first to fourth drive circuits.Type: GrantFiled: September 15, 2021Date of Patent: August 15, 2023Assignee: Kioxia CorporationInventor: Katsuhiko Hoya
-
Patent number: 11724132Abstract: Disclosed are methods of obtaining zero vergence ultrasound waves for providing sonodynamic therapy with ultrasound waves. The method includes coupling a sonodynamic therapy device with an array of flat piezoelectric transducers to a skin surface. A controller is configured to generate an electrical drive signal at a frequency, modulate the drive signal, and drive the transducer with the modulated drive signal at the frequency to produce a zero vergence ultrasound wave to produce an average acoustic intensity sufficient to activate a sonosensitizer in a treatment region without damaging healthy cells in the treatment region.Type: GrantFiled: October 5, 2022Date of Patent: August 15, 2023Assignee: Alpheus Medical, Inc.Inventors: Vijay Agarwal, Braden Eliason, Jeremy Ling
-
Patent number: 11721393Abstract: A circuit includes a first transistor and a second transistor cross-coupled with each other such that a source of the first transistor and a source of the second transistor are connected to a power supply, a gate of the first transistor is connected to a drain of the second transistor at a first node, a gate of the second transistor is connected to a drain of the first transistor at a second node. The circuit can provide a first level of a word line voltage to the memory cell by directly coupling the power supply configured at a first level to the memory cell through the second transistor and a third transistor, and provide a second level of the word line voltage by directly coupling the power supply configured at a second level to the memory cell through the second transistor and the third transistor.Type: GrantFiled: February 3, 2022Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Hao Lee, Chia-Fu Lee, Yi-Chun Shih
-
Patent number: 11723206Abstract: A semiconductor memory device and methods of manufacturing and operating the same are set forth. The semiconductor memory device includes a stack structure including a plurality of interlayer insulating layers and a plurality of gate electrodes, which may be alternately stacked on a substrate, and a plurality of channel structures penetrating the stack structure in a vertical direction. Each of the plurality of channel structures includes a channel layer, a tunnel insulating layer, an emission preventing layer, and a charge storage layer, each of which vertically extends toward the substrate.Type: GrantFiled: August 30, 2022Date of Patent: August 8, 2023Assignee: SK hynix Inc.Inventors: Dong Uk Lee, Hae Chang Yang
-
Patent number: 11705198Abstract: A programmable resistive memory element and a method of adjusting a resistance of a programmable resistive memory element are provided. The programmable resistive memory element includes at least one resistive memory element. Each resistive memory element includes an Indium-Gallium-Zinc-Oxide (IGZO) resistive layer, a first electrical contact and a second electrical contact. The first and second electrical contacts are disposed on the IGZO resistive layer in the same plane. The programmable resistive memory element includes a voltage generator coupled to the first and second electrical contacts, constructed and arranged to apply a thermal treatment to the resistive memory element to adjust a resistance of the resistive memory element.Type: GrantFiled: November 19, 2021Date of Patent: July 18, 2023Assignee: CYBERSWARM, INC.Inventors: Viorel-Georgel Dumitru, Cristina Besleaga Stan, Alin Velea, Aurelian-Catalin Galea
-
Patent number: 11705181Abstract: Methods of operating a memory device are disclosed. A method may include determining an amount of activity associated with at least one memory bank of a memory device. The method may further include adjusting a row hammer refresh rate for the at least one memory bank based on the amount of activity associated with the at least one memory bank. Memory devices and systems are also described.Type: GrantFiled: February 16, 2022Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventor: Joo-Sang Lee
-
Patent number: 11705196Abstract: Aspects of the present disclosure provide a method for calibrating crossbar-based apparatuses. The method includes obtaining output data of a crossbar-based apparatus may include a plurality of cross-point devices with tunable conductance, where the output data of the crossbar-based apparatus represents computing results of at least one operation performed by the crossbar-based apparatus, and where the output data corresponding to a plurality of settings of a plurality of analog components of the crossbar-based apparatus. The method also includes obtaining, by a processing device, one or more calibration parameters based on the output data of the crossbar-based apparatus, where the one or more calibration parameters correspond to one or more errors associated with one or more of the analog components of the crossbar-based apparatus. The method further includes calibrating the crossbar-based apparatus using the one or more calibration parameters.Type: GrantFiled: March 9, 2021Date of Patent: July 18, 2023Assignee: TetraMem Inc.Inventors: Miao Hu, Ning Ge
-
Patent number: 11705216Abstract: A determination is made by a processing device included in a memory component that an operation to program data to a location in the memory component has failed, the data is programmed to a different location in the memory component by the processing device upon determining the operation has failed, and a notification that the data has been programmed to the different location in the memory component is provided by the processing device to a processing device operatively coupled to the memory component.Type: GrantFiled: October 19, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventor: Adam J. Hieb
-
Patent number: 11701134Abstract: Methods for performing non-invasive thrombolysis with ultrasound using, in some embodiments, one or more ultrasound transducers to focus or place a high intensity ultrasound beam onto a blood clot (thrombus) or other vascular inclusion or occlusion (e.g., clot in the dialysis graft, deep vein thrombosis, superficial vein thrombosis, arterial embolus, bypass graft thrombosis or embolization, pulmonary embolus) which would be ablated (eroded, mechanically fractionated, liquefied, or dissolved) by ultrasound energy. The process can employ one or more mechanisms, such as of cavitational, sonochemical, mechanical fractionation, or thermal processes depending on the acoustic parameters selected. This general process, including the examples of application set forth herein, is henceforth referred to as “Thrombolysis.Type: GrantFiled: June 10, 2022Date of Patent: July 18, 2023Assignee: The Regents of the University of MichiganInventors: Adam D. Maxwell, Zhen Xu, Hitinder S. Gurm, Charles A. Cain
-
Patent number: 11688461Abstract: A three-dimensional (3D) memory device includes a memory cell array, a first sense amplifier and a second sense amplifier. The memory cell array includes lower memory cells respectively arranged in regions where lower word lines intersect with bit lines and upper memory cells respectively arranged in regions where upper word lines intersect with the bit lines. The first sense amplifier is connected to a first lower word line and performs a data sensing operation on a first lower memory cell connected between a first bit line and the first lower word line. The second sense amplifier is connected to a first upper word line and performs a data sensing operation on a first upper memory cell connected between the first bit line and the first upper word line. The data sensing operations of the first and second sense amplifiers are performed in parallel.Type: GrantFiled: March 28, 2022Date of Patent: June 27, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Makoto Hirano, Jinyoung Kim
-
Patent number: 11684425Abstract: An X-ray fluoroscopic imaging apparatus which can accurately perform enhancement processing of a device and can also reduce a burden on an operator is provided. An exclusion region E is set so as to surround an obstacle on an X-ray image generated by an image generation unit. A marker extraction unit extracts a marker from a region except for an exclusion region in the X-ray image. An integration unit superimposes a predetermined number of X-ray images on the basis of the position of the marker to generate an integrated image. In this case, detecting obstacle as a marker can be avoided, so the integrated image becomes an image with a stent suitably highlighted. Even in cases where it is difficult to set the region-of-interest so that an obstacle falls out of the range, such as a case in which an obstacle overlaps or is in proximity to a stent, it is easy to set the exclusion region so that the marker is out of range and the obstacle falls within the range.Type: GrantFiled: March 16, 2018Date of Patent: June 27, 2023Assignee: Shimadzu CorporationInventor: Shota Sato
-
Patent number: 11678897Abstract: A surgical method treats infections on a lead positioned at least partially within a patient's body. The surgical method includes uncoupling the lead from a pulse generator. The lead is then coupled to an ultrasound wave generator. Ultrasound waves are propagated from the ultrasound wave generator through the lead. Systems are disclosed.Type: GrantFiled: January 7, 2021Date of Patent: June 20, 2023Assignee: MEDTRONIC, INC.Inventors: Alan Cheng, Jian Cao, Zhongping Yang
-
Patent number: 11682440Abstract: Systems and method are provided for a memory circuit. In embodiments, the circuit includes a plurality of memory cells corresponding to a word of data and a global write word line. A plurality of local write lines are connected to a subset of the plurality of memory cells of the word of data. Selection logic is configured to activate a particular subset of memory cells for writing via a particular local write line based on a signal on the global write word line and a selection signal associated with the particular subset of memory cells.Type: GrantFiled: February 14, 2022Date of Patent: June 20, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yi-Hsin Nien, Hidehiro Fujiwara, Yen-Huei Chen
-
Patent number: 11681457Abstract: According to some embodiments, for a memory device including a base die and a stack of memory dies including a plurality of memory dies stacked on the base die, the base die including a plurality of first input/output (i/o) terminals that are command/address and data terminals and a plurality of second i/o terminals that are direct access terminals, a method includes receiving at the plurality of first i/o terminals a command/address, a clock signal, and data; first transmitting the command/address, clock signal, and data received by the plurality of first i/o terminals from the base die to the stack of memory dies; and second transmitting at least part of one or more of the command/address, clock signal, and data received by a set of the plurality of first i/o terminals through a circuit of the base die to the plurality of second i/o terminals.Type: GrantFiled: April 25, 2022Date of Patent: June 20, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun Gyu Lee, Reum Oh, Ki Heung Kim, Moon Hee Oh
-
Patent number: 11676662Abstract: A crossbar array apparatus suppressing deterioration of write precision due to a sneak current is provided. A synapse array apparatus includes a crossbar array configured by connecting resistance-variable type memory elements, a row selecting/driving circuit, a column selecting/driving circuit, and a writing unit performing a write operation to a selected resistance-variable type memory element. The writing unit measures the sneak current generated when applying a write voltage to a selected row line before applying the write voltage, and then the writing unit performs the write operation to the selected resistance-variable type memory element by applying a write voltage having a sum of the measured sneak current and a current generated for performing the write operation.Type: GrantFiled: July 6, 2021Date of Patent: June 13, 2023Assignee: Winbond Electronics Corp.Inventors: Yasuhiro Tomita, Masaru Yano
-
Patent number: 11672185Abstract: A magnetic memory includes a first spin-orbital-transfer-spin-torque-transfer (SOT-STT) hybrid magnetic device disposed over a substrate, a second SOT-STT hybrid magnetic device disposed over the substrate, and a SOT conductive layer connected to the first and second SOT-STT hybrid magnetic devices. Each of the first and second SOT-STT hybrid magnetic devices includes a first magnetic layer, as a magnetic free layer, a spacer layer disposed under the first magnetic layer, and a second magnetic layer, as a magnetic reference layer, disposed under the spacer layer. The SOT conductive layer is disposed over the first magnetic layer of each of the first and second SOT-STT hybrid magnetic devices.Type: GrantFiled: November 1, 2021Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ji-Feng Ying, Jhong-Sheng Wang, Tsann Lin
-
Patent number: 11670381Abstract: Devices and techniques for read voltage calibration of a flash-based storage system based on host IO operations are disclosed. In an example, a memory device includes a NAND memory array having groups of multiple blocks of memory cells, and a memory controller to optimize voltage calibration for reads of the memory array. In an example, the optimization technique includes monitoring read operations occurring to a respective block, identifying a condition to trigger a read level calibration based on the read operations, and performing the read level calibration for the respective block or a memory component that includes the respective block. In a further example, the calibration is performed based on a threshold voltage to read the respective block, which may be considered when the threshold voltage to read the respective block is evaluated within a sampling operation performed by the read level calibration.Type: GrantFiled: May 6, 2021Date of Patent: June 6, 2023Assignee: Micron Technology, Inc.Inventors: Ashutosh Malshe, Kishore Kumar Muchherla, Harish Reddy Singidi, Peter Sean Feeley, Sampath Ratnam, Kulachet Tanpairoj, Ting Luo
-
Patent number: 11653836Abstract: A calorie estimation apparatus and method that analyze a user's skin spectrum to determine calories of food and drink that the user has ingested are provided. The calorie estimation apparatus includes a spectrum measurer configured to measure a skin spectrum of a user; and a processor configured to determine a noise of the measured skin spectrum, and estimate calories consumed by the user based on the determined noise.Type: GrantFiled: February 24, 2021Date of Patent: May 23, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Sang Kyu Kim
-
Patent number: 11656785Abstract: A memory system includes a memory device having a plurality of memory blocks for storing data, and a controller configured to perform an erase operation including plural unit erase operations to erase data stored in at least one target memory block included in the plurality of memory blocks. The controller can be configured to perform at least some of the plural unit erase operations onto the at least one target memory block before the at least one target memory block allocated for storing data.Type: GrantFiled: August 26, 2021Date of Patent: May 23, 2023Assignee: SK hynix Inc.Inventor: Jong-Min Lee
-
Patent number: 11651821Abstract: A data storage device includes a controller coupled to one or more memory devices. The controller is configured to determine one or more first wordlines within the memory device that needs more than one pulse for programming and one or more second wordlines within the memory device that needs one pulse and no program verify. The locations of the one or more first wordlines and the one or more second wordlines are stored in a data structure of the memory device. During program operations, the controller utilizes the data structure to determine whether the one or more wordlines being programmed requires only one pulse and no program verify or a multi-loop program. The data structure is updated after an EPWR and/or XOR parity operation.Type: GrantFiled: February 8, 2021Date of Patent: May 16, 2023Assignee: Western Digital Technologies, Inc.Inventors: Nikhil Arora, Lovleen Arora