Patents Examined by Joseph C Nicely
-
Patent number: 11935834Abstract: The present disclosure relates to a semiconductor device with a contact structure and a method for preparing the semiconductor device. The semiconductor device includes a source/drain structure disposed over a semiconductor substrate, and a dielectric layer disposed over the source/drain structure. The semiconductor device also includes a polysilicon stack disposed over the source/drain structure and surrounded by the dielectric layer. The polysilicon stack includes a first polysilicon layer and a second polysilicon layer disposed over the first polysilicon layer. The first polysilicon layer is undoped, and the second polysilicon layer is doped. The semiconductor device further includes a contact structure disposed directly over the polysilicon stack and surrounded by the dielectric layer.Type: GrantFiled: July 3, 2023Date of Patent: March 19, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11935934Abstract: The present invention provides a semiconductor device including a capping layer of a reduced thickness and capable of preventing regrowth of an interface layer caused by oxygen injection, and a method for fabricating the same. According to an embodiment of the present invention, the semiconductor device comprises: an interface layer on a substrate; a high-k layer on the interface layer; a gate electrode on the high-k layer; and a capping layer including a first oxygen barrier layer and a second oxygen barrier layer on the gate electrode.Type: GrantFiled: October 15, 2021Date of Patent: March 19, 2024Assignee: SK hynix Inc.Inventor: Young Gwang Yoon
-
Patent number: 11935990Abstract: A light emitting diode including a side reflection layer. The light emitting diode includes: a semiconductor stack and a light exit surface having a roughened surface through which light generated from an active layer is emitted; side surfaces defining the light exit surface; and a side reflection layer covering at least part of the side surfaces. The light exit surface is disposed over a first conductivity type semiconductor layer opposite to the ohmic reflection layer, all layers from the active layer to the light exit surface are formed of gallium nitride-based semiconductors, and a distance from the active layer to the light exit surface is 50 ?m or more.Type: GrantFiled: November 29, 2021Date of Patent: March 19, 2024Assignee: Seoul Viosys Co., Ltd.Inventors: Jong Min Jang, Chae Hon Kim, Chang Youn Kim, Jae Hee Lim
-
Patent number: 11929411Abstract: A method of forming a recessed access device comprises forming a trench in semiconductor material. Sidewalls and a bottom of the trench are lined with low-k gate-insulator material. The low-k gate-insulator material is characterized by its dielectric constant k being no greater than 4.0. Sacrificial material is formed in a bottom portion of the trench over the low-k gate-insulator material and over the trench bottom. A high-k gate-insulator material is formed in an upper portion of the trench above the sacrificial material and laterally-inward of the low-k gate-insulator material that is in the upper portion of the trench. The high-k gate-insulator material is characterized by its dielectric constant k being greater than 4.0. The sacrificial material is replaced with a conductive gate that has its top above a bottom of the high-k gate-insulator material. A pair of source/drain regions is formed in upper portions of the semiconductor material on opposing lateral sides of the trench.Type: GrantFiled: August 25, 2021Date of Patent: March 12, 2024Assignee: Micron Technology, Inc.Inventors: Sau Ha Cheung, Soichi Sugiura, Jaydip Guha, Anthony Kanago, Richard Beeler
-
Patent number: 11929268Abstract: A substrate processing system configured to process a substrate includes a carry-in/out unit configured to carry the substrate from/to an outside thereof; a processing unit configured to process a processing surface of the substrate; a cleaning unit provided between the carry-in/out unit and the processing unit when viewed from a top, and configured to clean the processing surface after being processed in the processing unit; a first transfer unit stacked on top of the cleaning unit, and configured to transfer the substrate; and a second transfer unit provided between the processing unit and the first transfer unit when viewed from the top, and configured to transfer the substrate. The first transfer unit transfers the substrate between the carry-in/out unit and the second transfer unit. The second transfer unit transfers the substrate between the first transfer unit and the processing unit and between the processing unit and the cleaning unit.Type: GrantFiled: January 22, 2019Date of Patent: March 12, 2024Assignee: TOKYO ELECTRON LIMITEDInventor: Munehisa Kodama
-
Patent number: 11923436Abstract: The present disclosure describes a semiconductor structure and a method for forming the same. The method can include forming a fin structure over a substrate. The fin structure can include a channel layer and a buffer layer between the channel layer and the substrate. The method can further include forming a recess structure in the channel layer. The recess structure can include a bottom surface over the buffer layer. The method can further include forming a first epitaxial layer over the bottom surface of the recess structure. The first epitaxial layer can include a first atomic concentration of germanium. The method can further include forming a second epitaxial layer over the first epitaxial layer. The second epitaxial layer can include a second atomic concentration of germanium greater than the first atomic concentration of germanium.Type: GrantFiled: April 1, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Heng Li, Yi-Jing Li, Chia-Der Chang
-
Patent number: 11923428Abstract: A semiconductor device includes a fin structure disposed over a substrate. The semiconductor device includes a first interfacial layer straddling the fin structure. The semiconductor device includes a gate dielectric layer extending along sidewalls of the fin structure. The semiconductor device includes a second interfacial layer overlaying a top surface of the fin structure. The semiconductor device includes a gate structure straddling the fin structure. The first interfacial layer and the gate dielectric layer are disposed between the sidewalls of the fin structure and the gate structure.Type: GrantFiled: April 20, 2023Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chi Pan, Ying-Liang Chuang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Patent number: 11916075Abstract: An integrated circuit (IC) structure includes a substrate having several regions, several semiconductor devices formed at the substrate and respectively within the regions, and an ultra-deep (UD) trench isolation structure formed in the substrate. The substrate has a top surface and a bottom surface oppositely, and the UD trench isolation structure formed in the substrate surrounds peripheries of each of the regions for structurally and physically isolating the semiconductor devices within different regions. The UD trench isolation structure penetrates the substrate by extending from the top surface of the substrate to the bottom surface of the substrate.Type: GrantFiled: May 10, 2022Date of Patent: February 27, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Lun Hsu, Yung-Chien Kung, Ming-Tsung Yeh, Yan-Hsiu Liu, Am-Tay Luy, Yao-Pi Hsu, Ji-Fu Kung
-
Patent number: 11916015Abstract: A fuse component, a semiconductor device, and a method of manufacturing a fuse component are provided. The fuse component includes an active region having a surface, a fuse dielectric layer extending from the surface of the active region into the active region, and a gate metal layer surrounded by the fuse dielectric layer.Type: GrantFiled: October 26, 2021Date of Patent: February 27, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Kai-Po Shang, Jui-Hsiu Jao
-
Patent number: 11910606Abstract: Some embodiments include a memory device having a vertical stack of alternating insulative levels and conductive levels. The conductive levels include first regions, and include second regions laterally adjacent to the first regions. The first regions have a first vertical thickness and at least two different metal-containing materials along the first vertical thickness. The second regions have a second vertical thickness at least as large as the first vertical thickness, and have only a single metal-containing material along the second vertical thickness. Dielectric-barrier material is laterally adjacent to the first regions. Charge-blocking material is laterally adjacent to the dielectric-barrier material. Charge-storage material is laterally adjacent to the charge-blocking material. Dielectric material is laterally adjacent to the charge storage material. Channel material is laterally adjacent to the dielectric material.Type: GrantFiled: March 10, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, Jordan D. Greenlee
-
Patent number: 11901359Abstract: A semiconductor device including a plurality of active regions extending in a first direction on a substrate; a device isolation layer between the plurality of active regions such that upper portions of the plurality of active regions protrude from the device isolation layer; a first gate electrode and a second gate electrode extending in a second direction crossing the first direction and intersecting the plurality of active regions, respectively, on the substrate, the first gate electrode being spaced apart from the second gate electrode in the second direction; a first gate separation layer between the first gate electrode and the second gate electrode; and a second gate separation layer under the first gate separation layer and between the first gate electrode and the second gate electrode, the second gate separation layer extending into the device isolation layer in a third direction crossing the first direction and the second direction.Type: GrantFiled: November 8, 2021Date of Patent: February 13, 2024Assignee: SAMSUNG ELECTRONICS CO., LTDInventors: Seung Soo Hong, Jeong Yun Lee, Geum Jung Seong, Jin Won Lee, Hyun Ho Jung
-
Patent number: 11903206Abstract: A three-dimensional semiconductor device includes an upper substrate, a gate-stacked structure on the upper substrate, the gate-stacked structure including gate electrodes stacked within a memory cell array region, while being spaced apart from each other in a direction perpendicular to a surface of the upper substrate, and extending into an extension region adjacent to the memory cell array region to be arranged within the extension region to have a staircase shape, and at least one through region passing through the gate-stacked structure within the memory cell array region or the extension region, the at least one through region including a lower region and an upper region wider than the lower region.Type: GrantFiled: May 18, 2022Date of Patent: February 13, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong Seon Ahn, Ji Sung Cheon, Young Jin Kwon, Seok Cheon Baek, Woong Seop Lee
-
Patent number: 11895887Abstract: A display is provided. The display device includes a display area and a non-display area located around the display area; a base layer; an organic light-emitting diode (OLED) that is located on the base layer in the display area; and a first crack detection line that is located on the base layer in the non-display area; wherein the first crack detection line comprises a first line that extends substantially in a first direction along a first edge of the display area, a second line that is separated from the first line and extends substantially in the first direction, and a third line that is connected to an end of the first line and an end of the second line, wherein a cross-sectional shape of the first line in a second direction crossing the first direction is inversely tapered.Type: GrantFiled: December 29, 2022Date of Patent: February 6, 2024Assignee: Samsung Display Co., Ltd.Inventors: Hun Kim, Yong Jin Kim, Soon Jung Wang, Keun Soo Lee, Jae Ho Lee, Kyung Chan Chae
-
Patent number: 11894368Abstract: Gate-all-around integrated circuit structures fabricated using alternate etch selective material, and the resulting structures, are described. For example, an integrated circuit structure includes a vertical arrangement of horizontal nanowires. A gate stack is over the vertical arrangement of horizontal nanowires. A pair of dielectric spacers is along sides of the gate stack and over the vertical arrangement of horizontal nanowires. A metal oxide material is between adjacent ones of the vertical arrangement of horizontal nanowires at a location between the pair of dielectric spacers and the sides of the gate stack.Type: GrantFiled: December 26, 2019Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Sudipto Naskar, Biswajeet Guha, William Hsu, Bruce Beattie, Tahir Ghani
-
Patent number: 11895830Abstract: The present disclosure provides a method for manufacturing a semiconductor device having a buried wordline. The method includes forming a first recessed portion in a first dielectric layer in a substrate; forming a second recessed portion spaced apart from the first recessed portion and in the substrate; disposing a protection layer on the substrate to cover the second recessed portion; and disposing a second dielectric layer on the first dielectric layer.Type: GrantFiled: December 3, 2021Date of Patent: February 6, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chuan-Lin Hsiao
-
Patent number: 11882707Abstract: The disclosure relates to integrated circuits including one or more rows of transistors and methods of forming rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a first semiconductor layer having a plurality of first conduction regions, a second semiconductor layer having a second conduction region, a common base between the first semiconductor layer and the second semiconductor layer, and a plurality of insulator walls extending in a first direction. The first conduction regions are separated from one another by the insulator walls. The integrated circuit further includes an insulating trench extending in a second direction and in contact with each of the bipolar transistors of the row of bipolar transistors. A conductive layer is coupled to the base, and the conductive layer extends through the insulator walls and extends at least partially into the insulating trench.Type: GrantFiled: December 22, 2021Date of Patent: January 23, 2024Assignee: STMicroelectro (Rousset) SASInventor: Philippe Boivin
-
Patent number: 11877445Abstract: Some embodiments include an integrated assembly having a CMOS region. Fins extend across the CMOS region and are on a first pitch. A circuit arrangement is associated with the CMOS region and includes segments of one or more of the fins. The circuit arrangement has a first dimension along a first direction. A second region is proximate the CMOS region. Conductive structures are associated with the second region. The conductive structures extend along a second direction different than the first direction. Some of the conductive structures are electrically coupled with the circuit arrangement. The conductive structures are on a second pitch different from the first pitch. A second dimension is a distance across said some of the conductive structures along the first direction, and the second dimension is substantially the same as the first dimension.Type: GrantFiled: January 15, 2021Date of Patent: January 16, 2024Assignee: Micron Technology, Inc.Inventors: Sangmin Hwang, Kyuseok Lee, Christopher G. Wieduwilt
-
Patent number: 11869967Abstract: An improved inverted field-effect-transistor semiconductor device and method of making thereof may comprise a source layer on a bottom and a drain disposed on a top of a semiconductor substrate and a vertical current conducting channel between the source layer and the drain controlled by a trench gate electrode disposed in a gate trench lined with an insulating material. A heavily doped drain region is disposed near the top of the substrate surrounding an upper portion of a shield trench and the gate trench. A doped body contact region is disposed in the substrate and surrounding a lower portion of the shield trench. A shield electrode extends upward from the source layer in the shield trench for electrically shorting the source layer and the body region wherein the shield structure extends upward to a heavily doped drain region and is insulated from the heavily doped drain region to act as a shield electrode.Type: GrantFiled: August 12, 2021Date of Patent: January 9, 2024Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventors: Sik Lui, Madhur Bobde, Lingpeng Guan, Lei Zhang
-
Patent number: 11869949Abstract: A semiconductor device and a manufacturing method thereof are provided. The gate structure and the source and drain terminals are located in the insulating dielectric layer, and the source and drain terminals are located respectively at both opposite ends of the gate structure. The channel region is sandwiched between the gate structure and the source and drain terminals and surrounds the gate structure. The channel region extends between the source and drain terminals.Type: GrantFiled: June 29, 2022Date of Patent: January 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Georgios Vellianitis
-
Patent number: 11869889Abstract: Self-aligned gate endcap (SAGE) architectures without fin end gaps, and methods of fabricating self-aligned gate endcap (SAGE) architectures without fin end gaps, are described. In an example, an integrated circuit structure includes a semiconductor fin having a cut along a length of the semiconductor fin. A gate endcap isolation structure has a first portion parallel with the length of the semiconductor fin and is spaced apart from the semiconductor fin. The gate endcap isolation structure also has a second portion in a location of the cut of the semiconductor fin and in contact with the semiconductor fin.Type: GrantFiled: September 23, 2019Date of Patent: January 9, 2024Assignee: Intel CorporationInventors: Szuya S. Liao, Scott B. Clendenning, Jessica Torres, Lukas Baumgartel, Kiran Chikkadi, Diane Lancaster, Matthew V. Metz, Florian Gstrein, Martin M. Mitan, Rami Hourani