Patents Examined by Kretelia Graham
-
Patent number: 11875863Abstract: Provided herein may be a memory device and a method of operating the same. The memory device may include a plurality of memory cells, a peripheral circuit, and a control logic. The memory cells may be coupled to a plurality of word lines. The peripheral circuit may perform a memory operation on selected memory cells. The control logic may control the peripheral circuit, during the memory operation, to apply an operating voltage to a selected word line, among the plurality of word lines, coupled to the selected memory cells, a first pass voltage to target word lines adjacent to the selected word line among unselected word lines, based on whether the operating voltage is lower than or equal to a reference voltage, and a second pass voltage, having a lower level than the first pass voltage, to remaining unselected word lines, other than the target word lines.Type: GrantFiled: November 2, 2021Date of Patent: January 16, 2024Assignee: SK hynix Inc.Inventor: Moon Sik Seo
-
Patent number: 11877434Abstract: A method of forming a microelectronic device structure comprises exposing a silicon structure to an etching chemistry at a first bias voltage of greater than about 500 V to form at least one initial trench between sidewalls of features formed in the silicon structure. The method also comprises exposing at least the sidewalls of the features to the etching chemistry at a second bias voltage of less than about 100 V to remove material from the sidewalls to expand the at least one initial trench and form at least one broader trench without substantially reducing a height of the features. Related apparatuses and electronic systems are also disclosed.Type: GrantFiled: July 9, 2020Date of Patent: January 16, 2024Assignee: Micron Technology, Inc.Inventors: Yan Li, Song Guo, Mohd Kamran Akhtar, Alex J. Schrinsky
-
Patent number: 11875848Abstract: The present description concerns a memory device (200) including a non-volatile memory circuit (101); a buffer memory circuit (203) comprising a volatile memory circuit (221); an input-output circuit (105); a first data link (104) coupling the non-volatile memory circuit (101) to the buffer memory circuit (203); a second data link (106) coupling the buffer memory circuit (203) to the input-output circuit (105); and a control circuit (225), wherein the buffer memory circuit (203) is adapted to implementing calculations having as operands data stored in the volatile memory circuit (221).Type: GrantFiled: January 20, 2022Date of Patent: January 16, 2024Assignees: Commissariat à l'Energie Atomique et aux Energies Alternatives, Université d'Aix-Marseille, Centre National De La Recherche ScientifiqueInventors: Valentin Egloff, Jean-Philippe Noel, Jean-Michel Portal
-
Patent number: 11876074Abstract: The present application discloses a semiconductor device. The semiconductor device includes a package structure including a first side and a second side opposite to the first side; an interposer structure positioned over the first side of the package structure; a first die positioned over the interposer structure; a second die positioned over the interposer structure; and a plurality of bottom interconnectors positioned on the second side of the package structure, and respectively including: a bottom exterior layer positioned on the second side of the to package structure; and a cavity enclosed by the bottom exterior layer.Type: GrantFiled: December 23, 2021Date of Patent: January 16, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Yi-Hsien Chou
-
Patent number: 11869598Abstract: A storage device includes a controller configured to control a non-volatile memory device(s) having a plurality of memory blocks therein. The controller includes secure erase control logic configured to: (i) control secure erase operations on the plurality of memory blocks in response to a secure erase request received from a host, and (ii) set flags corresponding to the plurality of memory blocks such that a first flag corresponding to a first memory block, which has undergone at least two of the secure erase operations, has a first value. Adaptive control logic is provided, which is configured to change at least one operating condition associated with a write operation and/or read operation directed at the first memory block, in response to detecting that the first flag has the first value.Type: GrantFiled: January 20, 2022Date of Patent: January 9, 2024Inventors: Jihwa Lee, Youhwan Kim, Kyungduk Lee, Hosung Ahn
-
Patent number: 11869563Abstract: Disclosed is a threshold voltage-programmable field effect transistor-based (e.g., a ferro-electric field effect transistor (FeFET)-based) memory circuit employing source-line and/or bit-line-applied variable programming assist voltages. For single-bit data storage in a FeFET, decremental programming assist voltages are selectively applied by a voltage driver to the source-line and/or the bit-line connected to a FeFET during repeat programming processes when previous attempts at programming have failed. For multi-bit data storage in a FeFET, different programming assist voltages are associated with different multi-bit data values and at least one specific programming assist voltage is applied by a voltage driver to the source-line and/or the bit-line connected to a selected FeFET during a programming process to achieve storage of a specific multi-bit data value. Optionally, multiple FeFETs in the same row can be currently programmed with different multi-bit data values.Type: GrantFiled: December 10, 2021Date of Patent: January 9, 2024Assignee: GlobalFoundries Dresden Module One Limited Liability Company & Co. KGInventors: Konrad Seidel, Franz Müller
-
Patent number: 11869597Abstract: A semiconductor storage device in an embodiment includes a plurality of planes each including a memory cell array, a voltage generation circuit configured to apply a first intermediate voltage to an adjacent word line adjacent to a selected word line in a former half of a program period and apply a second intermediate voltage higher than the first intermediate voltage to the adjacent word line in a latter half of the program period, a discharge circuit configured to feed a discharge current from the selected word line in a period corresponding to a period in which the second intermediate voltage is applied to the adjacent word line, and a control circuit configured to set a discharge characteristic of the discharge circuit according to a number of the planes.Type: GrantFiled: September 1, 2021Date of Patent: January 9, 2024Assignee: Kioxia CorporationInventors: Takeshi Nakano, Yuzuru Shibazaki, Hideyuki Kataoka, Junichi Sato, Hiroki Date
-
Patent number: 11862258Abstract: An operating method of a memory device, comprises: a program operation of applying a program voltage to a selected word line to program selected memory cells connected to the selected word line, a first verification operation of applying a first verification voltage to the selected word line and applying a first verification pass voltage to unselected word lines to verify a first program state of the selected memory cells, and a second verification operation of applying a second verification voltage to the selected word line and applying a second verification pass voltage to the unselected word lines to verify a second program state higher than the first program state.Type: GrantFiled: November 19, 2021Date of Patent: January 2, 2024Assignee: SK hynix Inc.Inventors: Hyun Seob Shin, Dong Hun Kwak, Sung Hyun Hwang
-
Patent number: 11862261Abstract: In a method of writing data in a nonvolatile memory device, a write command, a write address and write data to be programmed are received. Offset information representing a verification level is received. The offset information is provided when the write data corresponds to a distribution deterioration pattern by checking an input/output (I/O) pattern of the write data. When the offset information is received, the write data is programmed based on the offset information such that at least one state among a plurality of states included in a distribution of threshold voltages of memory cells in which the write data is stored is changed.Type: GrantFiled: August 4, 2021Date of Patent: January 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kwangwoo Lee, Chanha Kim, Heewon Lee
-
Patent number: 11848055Abstract: A solid-state memory may have many non-individually erasable memory cells arranged into dies with each die having a first plane and a second plane. Receipt of a single read command from a host connected to the solid-state memory can prompt generation of a first reference voltage and a second reference voltage by the controller to produce asynchronous data retrieval. The reference voltages can be different and selected by the controller to induce a predetermined delay between retrieval of data from the first plane and retrieval of data from the second plane from the single read command. Passage of each reference voltage concurrently to a common single data address of the first plane and the second plane may produce asynchronous retrieval of data from the respective first plane and second plane.Type: GrantFiled: August 19, 2021Date of Patent: December 19, 2023Assignee: Seagate Technology LLCInventor: Ryan James Goss
-
Patent number: 11848059Abstract: A method of erasing memory cells in a memory device is provided. The method includes grouping a plurality of word lines into a first group, which does not include edge word lines, and a second group, which does include edge word lines. An erase operation is performed on the memory cells of the first and second groups until erase-verify of the memory cells of the first group passes. It is then determined if further erase of the memory cells of the second group is necessary. In response to it being determined that the additional erase operation is necessary, an additional erase operation is performed on at least some of the memory cells of the second group until erase-verify of the memory cells of the second group passes.Type: GrantFiled: November 18, 2021Date of Patent: December 19, 2023Assignee: SanDisk Technologies LLCInventors: Jiacen Guo, Xiang Yang, Abhijith Prakash
-
Patent number: 11830553Abstract: The application provides a Word Line (WL) drive circuit and a Dynamic Random Access Memory (DRAM). The WL drive circuit includes a first transistor, a second transistor, a third transistor and a fourth transistor. A gate of the first transistor is connected to a WL switch-off voltage, a drain is connected to the WL; a gate of the second transistor is connected to a first drive voltage of the WL, a drain is connected to the WL; and a source of the first transistor and a source of the second transistor are both connected to a negative bias through the third transistor.Type: GrantFiled: August 26, 2021Date of Patent: November 28, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Cheng-Jer Yang
-
Patent number: 11829859Abstract: Numerous embodiments are disclosed for verifying a weight programmed into a selected non-volatile memory cell in a neural memory. In one embodiment, a circuit for verifying a weight programmed into a selected non-volatile memory cell in a neural memory comprises a converter for converting a target weight into a target current and a comparator for comparing the target current to an output current from the selected non-volatile memory cell during a verify operation. In another embodiment, a circuit for verifying a weight programmed into a selected non-volatile memory cell in a neural memory comprises a digital-to-analog converter for converting a target weight comprising digital bits into a target voltage, a current-to-voltage converter for converting an output current from the selected non-volatile memory cell during a verify operation into an output voltage, and a comparator for comparing the output voltage to the target voltage during a verify operation.Type: GrantFiled: April 16, 2021Date of Patent: November 28, 2023Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Farnood Merrikh Bayat, Xinjie Guo, Dmitri Strukov, Nhan Do, Hieu Van Tran, Vipin Tiwari, Mark Reiten
-
Patent number: 11823751Abstract: A memory device and an operation method thereof are provided. The operation method includes: when a read operation or a write-verify operation is completed, during a word line voltage lowering phase, synchronously applying a plurality of different gradually lowering signal line reference voltages to a plurality of ground select lines and a plurality of string select lines, wherein values of the different gradually lowering signal line reference voltages are corresponding to a plurality of signal line positions of the ground select lines and the string select lines.Type: GrantFiled: February 24, 2022Date of Patent: November 21, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Guan-Wei Wu, Yao-Wen Chang, I-Chen Yang
-
Patent number: 11823746Abstract: A memory sector with trimmed reference currents, including eight unit cells corresponding to an even word line and eight unit cells corresponding to an odd word line, and each unit cell has erased state and programmed state, wherein the logic state of unit cell corresponding to the odd word line is determined by a first reference current based on cell currents of the 8 unit cells corresponding to the even word line in programmed state and cell currents of the eight unit cells corresponding to the odd word line in erased state, and the logic state of unit cell corresponding to the even word line is determined by a second reference current based on cell currents of the eight unit cells corresponding to the even word line in erased state and cell currents of the 8 unit cells corresponding to the odd word line in programmed state.Type: GrantFiled: February 17, 2022Date of Patent: November 21, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ming-Shan Ho, Ying-Ting Lin, Chung-Yi Luo, Kuo-Cheng Chou, Cheng-Hsiao Lai, Ming-Jen Chang, Yung-Tsai Hsu, Cheng-Chieh Cheng
-
Patent number: 11817153Abstract: A memory device may include a memory block and a control circuit. The memory block may include a first sub-block and a second sub-block that are connected between a common source line and a plurality of bit lines and may be vertically stacked. The control circuit may be configured to select any one of the common source line and the plurality of bit lines as a transmission path of an erase voltage based on positions of the first sub-block and the second sub-block, and perform erase operations on the first sub-block and the second sub-block in units of sub-blocks.Type: GrantFiled: October 15, 2021Date of Patent: November 14, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinyoung Kim, Sehwan Park, Ilhan Park, Youngdeok Seo, Dongmin Shin
-
Patent number: 11798638Abstract: Technology for mitigating interference to select transistors in 3D memory is disclosed. In one aspect, a control circuit pre-charges a first set of bit lines to a first voltage and pre-charges a second set of bit lines to a second voltage greater than the first voltage. The control circuit may increase the voltage on the first set of bit lines to the second voltage while the second set of bit lines are floating to couple up the voltages on the second set of bit lines to a voltage greater than the second voltage. The higher voltage on the second set of bit lines compensates for interference that some of the select transistors may experience from an adjacent select line. For example, the higher voltage can prevent a leakage current in the select transistors from occurring. Preventing the leakage current can improve boosting of NAND channel voltages, thereby preventing program disturb.Type: GrantFiled: September 24, 2021Date of Patent: October 24, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Kou Tei, Ohwon Kwon
-
Patent number: 11798631Abstract: Read and write circuitry, described herein, comprises data latches, each data latch connected to a bit line and arranged in a same column as the bit line; and transfer latches, each transfer latch connected to a data latch and arranged in a same column as the data latch. Further, circuitry described herein is configured to: transfer a word to and from the transfer latches of a first column and the subset of transfer latches of a second column; transfer a first portion of the word between the transfer latches of the first column and data latches of the first column that are connected to the transfer latches of the first column; and transfer a second portion of the word between the subset of transfer latches and data latches of the second column that are connected to the subset of transfer latches.Type: GrantFiled: October 21, 2021Date of Patent: October 24, 2023Assignee: SanDisk Technologies LLCInventors: Iris Lu, Tai-Yuan Tseng
-
Patent number: 11783903Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells connected to one of a plurality of word lines and arranged in strings and configured to retain a threshold voltage. A control means is coupled to the plurality of word lines and the strings. The control means is configured to apply a primary predetermined voltage to a primary location of the memory apparatus following an erase operation of the memory cells while simultaneously applying a secondary predetermined voltage being lower than the primary predetermined voltage to a secondary location of the memory apparatus and measuring a leak current at the primary location. The control means then determines the erase operation passed in response to the leak current measured not being greater than a predetermined leak threshold.Type: GrantFiled: October 27, 2021Date of Patent: October 10, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Xiaochen Zhu
-
Patent number: 11776625Abstract: Systems, methods, and apparatus related to selecting memory cells in a memory array of a memory device. In one approach, bias circuitry generates a voltage on an access line used to select a memory cell for programming. During programming, a controller connects a boost capacitor to the access line by controlling a switch. Connecting the boost capacitor causes an increase in the rate of discharge of the access line (e.g., discharge of a word line to a negative voltage). After programming, the controller disconnects the boost capacitor from the access line, and the boost capacitor is pre-charged in preparation for a next programming operation (e.g., on the same or a different memory cell).Type: GrantFiled: October 7, 2021Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Mingdong Cui, Hongmei Wang, Hari Giduturi