Patents Examined by Metasebia T Retebo
-
Patent number: 11632041Abstract: The present disclosure provides power semiconductor module, comprising at least three non-jumping power terminals at a non-jumping potential, wherein multiple power semiconductors and at least one first capacitor are integrated within a package and electrically connected between a first non-jumping power terminal and a second non-jumping power terminal of the at least three non-jumping power terminals; and at least one jumping power terminal at a jumping potential. A first jumping power terminal of the at least one jumping power terminal is electrically connected to one terminal of a power inductor and a third non-jumping power terminal of the at least three non-jumping power terminals is electrically connected to the other terminal of the power inductor; wherein at least one second capacitor is electrically connected between the third non-jumping power terminal and at least one of other non-jumping power terminals.Type: GrantFiled: August 4, 2021Date of Patent: April 18, 2023Assignee: DELTA ELECTRONICS, INC.Inventors: Chao Yan, Liping Sun
-
Patent number: 11632104Abstract: According to one embodiment, a semiconductor device includes a first switch element including a first end to which a first voltage is applied, and a second end and a gate electrically coupled to a first node, a second switch element including a first end to which a second voltage is applied, and a second end and a gate electrically coupled to the first node, a third switch element including a first end to which the second voltage is applied, a second end electrically coupled to a second node, and a gate coupled to the first node, a fourth switch element including a gate coupled to the second node, and a first terminal electrically coupled to a first end of the fourth switch element and outputting a signal based on a voltage of the second node.Type: GrantFiled: February 8, 2022Date of Patent: April 18, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Tsuneyuki Hayashi
-
Patent number: 11619955Abstract: A switch circuit configured to receive power from either a single power source or dual power source. The circuit includes two power input terminals and two power output terminals. For a single power source, the switch circuit may receive the single power source at either of the two power input terminals. The switch circuit provides power to a load without regard to which of the power input terminals the single power source is connected. The switch circuit shorts the power output terminals for a single power input, which provides power at both power output terminals. For a dual power source system, the switch circuit may isolate the two power output terminals so each power output terminal may operate independently without shorting. In some examples, the switch circuit may be part of a thermostat or similar HVAC system controller.Type: GrantFiled: February 18, 2020Date of Patent: April 4, 2023Assignee: Ademco Inc.Inventors: Hyunki Kim, Robert D. Juntunen
-
Patent number: 11616494Abstract: First and second switches are connected in series between first and second terminals. A third switch is provided between a first node between the first terminal and the first switch, and a first resistive-element. A fourth switch is provided between a second node between the first and second switches, and the reference power-source. A controller switches the first to fourth switches between conduction and non-conduction states. First, third, fifth, and seventh delay-circuits are provided between the first to fourth switches and the controller and delay first, second, third, fourth control signals for switching the first to fourth switches from a conduction state to a non-conduction state, respectively. Second, fourth, sixth, and eighth delay-circuits are provided between the first to fourth switches and the controller and delay the first, second, third, fourth control signals for switching the first to fourth switches to a non-conduction state to a conduction state, respectively.Type: GrantFiled: February 2, 2022Date of Patent: March 28, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Satoshi Katou, Hideo Arimoto
-
Patent number: 11606027Abstract: A regulator system includes a multi-bit detector system and a multi-cell charge/discharge circuit. The multi-bit detector system includes a plurality of detectors. Each of the plurality of detectors has a predetermined threshold voltage. The multi-cell charge/discharge circuit includes a plurality of charge pumps. Each of the charge pumps is configured to generate a predetermined charge. Each of the charge pumps is associated with a predetermined threshold voltage of the detector circuit.Type: GrantFiled: January 31, 2022Date of Patent: March 14, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Chia Liang Tai
-
Patent number: 11606089Abstract: A decoupling capacitance (decap) system which includes: a decap circuit electrically coupled between a first or second reference voltage rail and a first node; and a biasing circuit coupled between the first node and correspondingly the second or first reference voltage rail. Due to the series connection between the decap circuit and the biasing circuit, the voltage drop across the biasing circuit effectively reduces the voltage drop across the decap circuit so that the voltage drop across the decap circuit is less than a voltage drop across the decap system as whole.Type: GrantFiled: February 4, 2021Date of Patent: March 14, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Lin Liu, Yi-Hsiang Wang, Jaw-Juinn Horng
-
Patent number: 11595038Abstract: A control system includes a control unit. When turning a bidirectional switch element ON, the control unit controls the bidirectional switch element to cause a time lag between a first timing and a second timing. The first timing is a timing when a voltage equal to or higher than a threshold voltage is applied to one gate electrode selected from a first gate electrode and a second gate electrode. The one gate electrode is associated with one source electrode selected from a first source electrode and a second source electrode and having a lower potential than the other source electrode. The second timing is a timing when a voltage equal to or higher than a threshold voltage is applied to the other gate electrode associated with the other source electrode having a higher potential than the one source electrode.Type: GrantFiled: June 12, 2019Date of Patent: February 28, 2023Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Yusuke Kinoshita, Yasuhiro Yamada, Hidekazu Umeda
-
Patent number: 11588482Abstract: A signal processing circuit. In some embodiments, the signal processing circuit includes a first sample and hold circuit and a second sample and hold circuit. The first sample and hold circuit may include: a hold capacitor; an input switch connected between a common input node and the hold capacitor; a signal path amplifier having an input connected to the hold capacitor; and an output switch connected between an output of the signal path amplifier and a common output node. An input of a voltage feedback amplifier may be connected to the hold capacitor, and an output of the voltage feedback amplifier may be operatively coupled to an internal node of the input switch.Type: GrantFiled: November 1, 2021Date of Patent: February 21, 2023Assignee: HRL LABORATORIES, LLCInventors: Chan-Tang Tsen, Donald Hitko, Susan Morton
-
Patent number: 11588356Abstract: A wireless power transmission system comprising a wireless power transmitting device and a wireless power receiving device. The wireless power receiving device is configured to regulate power drawn during a power transfer phase to maintain a substantially steady power level that is less than or equal to a power consumption level demanded by an associated load. The wireless power transmitting device is configured to determine the presence of a foreign object by monitoring the power transmitted or the power received and identifying a characteristic change in steady state power indicative of the presence of a foreign object.Type: GrantFiled: March 31, 2020Date of Patent: February 21, 2023Assignee: Apple Inc.Inventor: Jeffrey Douglas Louis
-
Patent number: 11588476Abstract: An amplitude modulation circuit includes: first, second, and third input terminals; first and second output terminals; a current source; first and second transistors including a base electrically connected to the first and second input terminals, a collector electrically connected to the first and second output terminals, and an emitter electrically connected to a grounding terminal via the current source; first and second resistive elements electrically connected between the first and second output terminals and a power line; and a first MOS transistor including a drain connected to the first output terminal, a source connected to the second output terminal, and a gate connected to the third input terminal. The MOS transistor is configured to operate in a non-saturated region, and a resistance between the source and the drain of the MOS transistor is larger than resistances of the first and second resistive elements.Type: GrantFiled: November 9, 2021Date of Patent: February 21, 2023Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Hiroshi Uemura, Keiji Tanaka
-
Patent number: 11581886Abstract: There is provided a current detection circuit including: a current detection unit that detects a control current flowing between a control terminal of a semiconductor element of voltage-controlled type having a current detection terminal, and a drive circuit; an overcurrent detection unit that detects an overcurrent based on a result of comparing a sense voltage with a sense reference voltage, the sense voltage corresponding to a sense current flowing through the current detection terminal; and an adjustment unit that adjusts the sense reference voltage based on a detection result of the current detection unit.Type: GrantFiled: June 30, 2020Date of Patent: February 14, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Kazumi Takagiwa
-
Patent number: 11575378Abstract: A multiplexing circuit includes an output terminal, a first type transistor, a second type transistor and an impedance circuit. The output terminal is arranged to output a serial output signal. The first type transistor is coupled between a first reference voltage and the output terminal. The second type transistor is coupled between a second reference voltage and the output terminal, wherein the first type is different from the second type. The impedance circuit is arranged to provide an impedance between a gate terminal of the first type transistor and the output terminal.Type: GrantFiled: August 30, 2021Date of Patent: February 7, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Chin Hua Wen
-
Patent number: 11575307Abstract: A drive device includes a driver configured to drive a high-side transistor and a low-side transistor; a first current detecting part for detecting one of an upper-side current that flows to the high-side transistor and a lower-side current that flows to the low-side transistor; a first current determining part that detects a sign of switching of a forward direction/reverse direction of the upper-side current or the lower-side current detected by the first current detecting part or the switching per se; and a slew rate adjusting part configured to control the driver such that a slew rate of the high-side transistor or the low-side transistor is adjusted according to a determination result of the first current determining part.Type: GrantFiled: October 26, 2021Date of Patent: February 7, 2023Assignee: ROHM CO., LTD.Inventor: Hisashi Sugie
-
Patent number: 11575377Abstract: In an embodiment, a switching circuit is provided that includes a Group III nitride-based semiconductor body including a first monolithically integrated Group III nitride-based transistor device and a second monolithically integrated Group III nitride based transistor device that are coupled to form a half-bridge circuit and are arranged on a common foreign substrate having a common doping level. The switching circuit is configured to operate the half-bridge circuit at a voltage of at least 300 V.Type: GrantFiled: April 22, 2021Date of Patent: February 7, 2023Assignee: Infineon Technologies Austria AGInventors: Hyeongnam Kim, Alain Charles, Mohamed Imam, Qin Lei, Chunhui Liu
-
Patent number: 11575376Abstract: A circuit for driving the voltage of a capacitive element between two voltage levels has at least one driver cell with a first pair of switches connected in series between a first terminal of a voltage source and the capacitive element, and a second pair of switches connected in series between a second terminal of the voltage source and the capacitive element. One or more non-dissipative elements may be connected between the common node of the first pair of switches and the common node of the second pair of switches. Combinations of switches from the driver cells may be activated and deactivated in a defined sequence to provide step-wise transfer of energy to the capacitive element. In one sequence, switches in a selected driver cell may subtract a specified voltage from an input voltage, bypass the selected driver cell, and add the specified voltage to the input voltage.Type: GrantFiled: September 25, 2020Date of Patent: February 7, 2023Assignee: NEOLITH LLCInventors: Tsz Yin Man, Chi Fan Yung, Bruce C. Larson
-
Patent number: 11569809Abstract: A predriver circuit that controls driver elements includes a slope control circuit that separately controls inclination of slope of current from the driver elements, and inclination of slope of voltage from a driver circuit. A controller outputs, to the predriver circuit, a current control signal selected from a plurality of current control signals and a voltage control signal selected from a plurality of voltage control signals, to control the slope of current from the driver elements and the slope of voltage from the driver circuit.Type: GrantFiled: January 26, 2022Date of Patent: January 31, 2023Assignee: MAZDA MOTOR CORPORATIONInventors: Norihisa Fujii, Masahito Sonehara
-
Patent number: 11569066Abstract: Embodiments provided herein generally include apparatus, e.g., plasma processing systems, and methods for the plasma processing of a substrate in a processing chamber. Some embodiments are directed to a waveform generator. The waveform generator generally includes a first voltage stage having: a first voltage source; a first switch; and a second switch, where a first terminal of the first voltage source is coupled to a first terminal of the first switch, and where a second terminal of the first voltage source is coupled to a first terminal of the second switch. The waveform generator also includes a current stage coupled to a common node between second terminals of the first switch and the second switch, the current stage having a current source and a third switch coupled to the current source.Type: GrantFiled: June 23, 2021Date of Patent: January 31, 2023Inventors: Fabrice Cubaynes, Dmitry Grishin
-
Patent number: 11558048Abstract: A nanosecond pulser may include a plurality of switch modules, a transformer, and an output. Each of the plurality of switch modules may include one or more solid state switches. The transformer may include a core, at least one primary winding wound around at least a portion of the core, each of the plurality of switch modules may be coupled with the primary windings, and a plurality of secondary windings wound at least partially around a portion of the core. The output may output electrical pulses having a peak voltage greater than about 1 kilovolt and having a pulse width of less than about 1000 nanoseconds. The output may output electrical pulses having a peak voltage greater than about 5 kilovolts, a peak power greater than about 100 kilowatts, a pulse width between 10 nanoseconds and 1000 nanoseconds, a rise time less than about 50 nanoseconds, or some combination thereof.Type: GrantFiled: October 13, 2021Date of Patent: January 17, 2023Assignee: Eagle Harbor Technologies, Inc.Inventors: Kenneth E. Miller, Timothy Ziemba
-
Patent number: 11558051Abstract: An electronic power device including transistors formed on a circuit assembly formed of a plurality of layers. The layers include gate drive layers, gate return layers, and power layers. A gate drive circuit is formed on the circuit assembly, and is connected to the gate and source of each of the transistors through the gate drive layers and the gate return layers. A voltage supply connection is provided to each of the plurality of transistors interleaved through the power layers. The circuit assembly includes a multilayer circuit board and/or a multilayer ceramic substrate. The ceramic substrate includes the power layers and transistors. The gate drive and return layers and gate drive circuit may be formed within the ceramic substrate or the circuit board. The ceramic substrate may be located in a modular housing. The circuit board may be outside the modular housing or inside the modular housing.Type: GrantFiled: November 30, 2021Date of Patent: January 17, 2023Assignee: BAE Systems Controls Inc.Inventors: Nicholas A. Lemberg, Robert J. Vovos
-
Patent number: 11552629Abstract: A semiconductor device includes a first transistor that flows a current to a load, a current generation circuit that outputs a current corresponding to a power consumption of the first transistor, a temperature sensor, a resistor-capacitor network coupled between the current generation circuit and the temperature sensor and an overheat detection circuit coupled to a connection point of the current generation circuit and the resistor-capacitor network, wherein the resistor-capacitor network comprises a resistor and a capacitor corresponding to a thermal resistance and a thermal capacitance between the first transistor and the temperature sensor.Type: GrantFiled: June 16, 2021Date of Patent: January 10, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroki Nagatomi, Makoto Tanaka