Patents Examined by Michael C Maskulinski
-
Patent number: 7765434Abstract: The present invention discloses a solution that defines multiple retry points for a software application which are operable to generate and record trace information only as part of a retry execution in response to an exception. Outside these conditions, the burdens of generating and recording trace information can be avoided. Furthermore, the determination of a preferred one of these retry points can be made to focus the retry execution in a way that only the retry point which generates the most helpful, or informative, trace information is necessarily reverted to in response to an exception.Type: GrantFiled: July 31, 2007Date of Patent: July 27, 2010Assignee: International Business Machines CorporationInventors: Mark Andrew Cocker, Paul Kettley
-
Patent number: 7765439Abstract: A hardware-information acquisition part, in the case of modification or addition to hardware configurations of semiconductor manufacturing devices to be managed, obtains that update information. To check the range of influence of a failure, as a first step, a software-condition conforming device extracting part extracts devices which have installed software related to the failure. Then, a hardware-condition conforming device extracting part determines, according to the information obtained by the hardware information acquisition part, whether the extracted devices satisfy hardware conditions under which the failure occurs, and if so, extracts those devices as the ones affected by the failure. Accordingly, even in the case of modification or addition to hardware, it is possible to ensure traceability of failures or requirements and thereby to identify the range of influence of failures with efficiency and reliability.Type: GrantFiled: July 26, 2007Date of Patent: July 27, 2010Assignee: Dainippon Screen Mfg. Co., Ltd.Inventors: Kiyotaka Kasubuchi, Hiroshi Yamamoto
-
Patent number: 7757124Abstract: A test and system state recorder (TSSR) controller of a test and system state recorder automatically correlates and captures information about possible stimuli from telemetry information events generated by a test or tests of a test system. The TSSR controller simultaneously and automatically correlates and captures information about other possible stimuli, such as environmental stimuli from telemetry information events generated by optional telemetry event generators. TSSR controller keeps a snap-shot list of the most current stimuli from each sender of telemetry information events. On receipt of an asynchronous trigger event generated by a fault management controller the snap-shot list is logged in a test and system state recorder log. The entry in the log provides automatic correlation of asynchronous errors and stimuli.Type: GrantFiled: July 16, 2007Date of Patent: July 13, 2010Assignee: Oracle America, Inc.Inventors: Amandeep Singh, Debashish Bose
-
Patent number: 7752492Abstract: Aspects of the invention relate to creating a snapshot of a file system on an OAS system. A snapshot of a file system is an image of a file system at a particular point in time. A snapshot of a file system may be used to restore the file system to its state at the time of creation of the snapshot in, for example, situations where the file system has become corrupted.Type: GrantFiled: May 25, 2007Date of Patent: July 6, 2010Assignee: EMC CorporationInventors: Philippe Armangau, Michael Kilian, Stephen J. Todd
-
Patent number: 7747905Abstract: In a maintenance system according to the invention, in the management terminal, an input receiving unit receives an input of management information related to a condition of the managed machine, a second transmitting unit transmits the management information related to the condition of the managed machine to the server, in the server, a receiving unit receives the information related to the result of self-diagnosis transmitted and the management information transmitted, a memory unit stores the information related to the result of self-diagnosis and the management information on a database, a control unit analyzes a trouble-coping history of the managed machine which has a same type, and controls so as to output a analysis result of the trouble-coping history to one of the managed machine and the management terminal. With the maintenance system according to the invention, accurate maintenance information can be obtained.Type: GrantFiled: June 29, 2007Date of Patent: June 29, 2010Assignees: Kabushiki Kaisha Toshiba, Toshiba Tec Kabushiki KaishaInventor: Makoto Odani
-
Patent number: 7747903Abstract: Methods and devices operate to apply and provide differing levels of error correction within a multi-level, non-volatile memory. In an example, the differing level of error correction is provided within one page of a row of multi-level cells relative to other pages stored within the same row of multi-level cells.Type: GrantFiled: July 9, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventor: William Henry Radke
-
Patent number: 7743277Abstract: A data storage system using flash storage maintains a status indicator corresponding to data written into the flash storage. The status indictor of the data indicates whether a disruption, such as a power disruption or a device disconnection, occurred when the data was being written into the flash storage. The data storage system determines whether the data may be corrupted based on one or more of the status indictors. The data storage system may make this determination at a selected time or after a power-up of the data storage system. If the data is determined to possibly be corrupted, the data storage system may optionally discard the corrupted data from the flash storage or flag the corrupted data for future removal.Type: GrantFiled: February 13, 2006Date of Patent: June 22, 2010Assignee: STEC, Inc.Inventors: Hooshmand Torabi, Chien-Hung Wu
-
Patent number: 7743280Abstract: An invention is disclosed for analyzing memory leaks occurring in Java Virtual Machine (JVM) data storage, consisting of a dynamically modifiable JVM “profiler” and an “object tracker” tool for analyzing the output from the profiler. Specifically, a method and system is disclosed for programming a JVM profiler used to analyze and correct memory leaks in stored data heaps, consisting of a program segment (or “stub”) initialized by the JVM application program interface to determine the parameters to be passed to the main profiler memory leak analysis program logic, which is then initialized by the stub to examine a minimal number of “heap dumps” in order to identify data elements or objects for the existence and/or correction of memory leaks. Updated information on data elements or objects can be requested from the profiler as needed by use of the object movement tracking option to record the details of subsequent changes in data memory storage status once a heap dump has been obtained.Type: GrantFiled: February 27, 2007Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventor: Michael John Brady
-
Patent number: 7739551Abstract: An error in a web page displayed on a device is detected. The error is assigned to a bucket to indicate a type of the error, and a record describing the current state of the device is generated. Both an indication of the bucket and the record describing the current state of the device are then sent to a server. At the server, error information including error records and bucket identifiers are received from multiple devices. Each error record describes a current state of one of the multiple devices at a time when an error in a web page displayed on the one device was detected. Each bucket identifier corresponds to one of the error records and describes a type of the error associated with that error record. The error records are grouped into multiple baskets based at least in part on the current state information in the error records.Type: GrantFiled: June 20, 2007Date of Patent: June 15, 2010Assignee: Microsoft CorporationInventors: Kellie Eickmeyer, Harley Michael Rosnow, Jane (Evguenia) Maliouta, John M. Hawkins
-
Patent number: 7739556Abstract: A method and system for overriding state information programmed into a processor using an application programming interface (API) avoids introducing error conditions in the processor. An override monitor unit within the processor stores the programmed state for any setting that is overridden so that the programmed state can be restored when the error condition no longer exists. The override monitor unit overrides the programmed state by forcing the setting to a legal value that does not cause an error condition. The processor is able to continue operating without notifying a device driver that an error condition has occurred since the error condition is avoided.Type: GrantFiled: November 2, 2007Date of Patent: June 15, 2010Assignee: NVIDIA CorporationInventors: Jerome F. Duluk, Jr., Henry P. Moreton, John S. Montrym, Nathaniel C. Voorhies
-
Patent number: 7734959Abstract: A system comprises a first network device and a second network device coupled via a network to the first network device. The first network device initiates a recovery across the network of an operating system of the second network device.Type: GrantFiled: July 30, 2007Date of Patent: June 8, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Fred C. Thomas, David H. Hanes
-
Patent number: 7730345Abstract: Even if contents data distributed over a network are once destroyed, the contents data are restored, as the copyright protection is maintained. A PC memorizes backup of distributed music contents on a hard disc, at the same time as it transmits the using log information of the music contents stored in the hard disc to an EMD server. If the music contents in the hard disc are destroyed, the PC acquires the using log information from the EMD server to reproduce the backup data memorized in the hard disc depending on the using log information.Type: GrantFiled: March 20, 2007Date of Patent: June 1, 2010Assignee: Sony CorporationInventors: Ryuji Ishiguro, Itaru Kawakami, Mitsuru Tanabe, Yuichi Ezura, Ichiro Sato, Munetake Ebihara
-
Patent number: 7725764Abstract: One aspect of the present invention provides a system for failover comprising at least one client selectively connectable to one of at least two interconnected servers via a network connection. In a normal state, one of the servers is designated a primary server when connected to the client and a remainder of the servers are designated as backup servers when not connected to the client. The at least one client is configured to send messages to the primary server. The servers are configured to process the messages using at least one service that is identical in each of the servers. The services are unaware of whether a server respective to the service is operating as the primary server or the backup server. The servers are further configured to maintain a library, or the like, that indicates whether a server is the primary server or a server is the backup server. The services within each server are to make external calls via its respective library.Type: GrantFiled: August 4, 2006Date of Patent: May 25, 2010Assignee: TSX Inc.Inventors: Tudor Morosan, Gregory A. Allen, Viktor Pavlenko, Benson Sze-Kit Lam
-
Patent number: 7725772Abstract: Apparatus and methods allow users of software testing applications to obtain auto-generated reports. During use, one or more software test cases of a feature of a software target are identified for execution. A template, common to the software cases, autogenerate a first report in a first computing language, e.g., XML, based on test results obtained from the execution. A transformation into one or more second reports in a second computing language, e.g., HTML, occurs so that users can visually understand the report. Preferred aspects include utilizing an existing Java-based JUnit testing framework and an API of Apache Ant. Retrofitting existing software testing applications contemplates inserting executable code, in the form of a template, to obtain auto-generated reports. Executable code is available as a computer program product in the form of a download or on a computer-readable medium. Overall architecture in a virtual machine is another noteworthy aspect.Type: GrantFiled: July 18, 2007Date of Patent: May 25, 2010Assignee: Novell, Inc.Inventor: Philip J. Proto
-
Patent number: 7725776Abstract: The present invention is to provide a method for displaying a copy pair in which a distinction can be made between change of pair state performed intentionally by a user and change of pair state performed not intentionally by the user. When a backup instruction for PVOL is transmitted from the task server to the storage subsystem, the subsystem records, on a table, backup execution condition information including an ID of a copy pair having the PVOL. The monitoring program acquires the pair state of each copy pair and the backup execution condition information from the subsystem, and displays the pair state of the copy pair having the ID contained in the backup execution condition information, and the pair state of other copy pair, in different display modes.Type: GrantFiled: May 11, 2006Date of Patent: May 25, 2010Assignee: Hitachi, Ltd.Inventor: Shogo Mikami
-
Patent number: 7725771Abstract: A system and method are provided to provide an enhanced memory error message. In one embodiment, a first message is associated to a memory error occurring at a virtual machine, the first message indicating the memory error has occurred. A second message is associated to the memory error when the memory error has occurred, the second message explaining the memory error. The memory error having the first message and the second message is thrown.Type: GrantFiled: December 29, 2006Date of Patent: May 25, 2010Assignee: SAP AGInventors: Michael Wintergerst, Ralf Schmelter, Arno Zeller, Jan Boris Dostert
-
Patent number: 7721155Abstract: A method of operation of a computer system having a master and slave Inter-IC (I2C) bus network includes detecting and isolating an I2C bus failure, configuring a failed I2C bus as offline, reconfiguring a remaining I2C bus as a multi-mastered bus, and masking the failed I2C bus from operation until the failed I2C bus can be repaired. A first test request is sent to a remote device from a local device. If the remote device receives the first test request, a remote bus mode is switched to a failure position, a local bus mode is switched to a multi-master position, and a second request is sent to the remote device to indicate position changes.Type: GrantFiled: June 27, 2007Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Kevan D. Holdaway, Gregg S. Lucas, Ivan R. Olguin, II
-
Patent number: 7721140Abstract: Systems and methods for improving serviceability of a memory system including a method for identifying a failing memory element in a memory system when two or more modules operate in unison in response to a read request. The method includes receiving syndrome bits and an address associated with an uncorrectable error (UE). In response to a previous correctable error (CE) having occurred, the location of the previous CE is retrieved. The location of the CE specifies a memory device position of the CE. A location of the UE is determined using the location of the previous CE and the syndrome bits of the UE as input. The location of the UE specified a memory device position. A failing memory element associated with the location of the UE is identified.Type: GrantFiled: January 2, 2007Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Timothy J. Dell, Luis A. Lastras-Montano
-
Patent number: 7721156Abstract: A system and method for selective logging of computer activity. A method in accordance with an embodiment of the invention includes: temporarily logging program execution data to a memory buffer during execution of a program; and determining a permanent disposition of the temporarily logged data in accordance with an execution outcome of the program.Type: GrantFiled: September 27, 2006Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Amir Perlman, Oded D. Hirschfeld
-
Patent number: 7716529Abstract: A system LSI which is capable of precisely acquiring the status of a module which is referred to as a resource for debugging when a high-performance processor debugs a processing program executed by a small-scale processor. A function unit has a bus interface connected to a bus and a data processing unit. The function unit is controlled in accordance with a processing program. The processing program is debugged in accordance with a debug program. Functioning of the data processing unit is halted. The function unit control processor suspends execution of the processing program to assert a debug signal when the processing program satisfies a predetermined condition. The halting unit halts functioning of the data processing unit without halting the bus interface in the function unit when the debug signal becomes asserted. The debugging processor acquires a status of the data processing unit when the debugging processor detecting that the debug signal is asserted.Type: GrantFiled: May 25, 2007Date of Patent: May 11, 2010Assignee: Canon Kabushiki KaishaInventor: Takayuki Nagashima