Patents Examined by Monica Lewis
-
Patent number: 7569891Abstract: It is made possible to reduce the contact resistance of the source and drain in an n-type MISFET. A semiconductor device includes: a source and drain regions provided in a p-type semiconductor substrate so as to separate each other, each including: a silicide layer containing a first metal element as a main component having a vacuum work function of 4.6 eV or greater; and a layer containing at least one second metal element selected from the group of scandium elements and lanthanoid, the layer containing the second metal element including a segregating layer in which the highest areal density is 1×1014 cm?2 or higher, each region of the segregating layer with areal density of 1×1014 cm?2 or higher having a thickness smaller than 1 nm; a gate insulating film provided a region between the source and drain regions on the semiconductor substrate; and a gate electrode provided on the gate insulating film.Type: GrantFiled: February 23, 2007Date of Patent: August 4, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Yoshinori Tsuchiya, Masato Koyama
-
Patent number: 7554208Abstract: In the present invention, copper interconnection with metal caps is extended to the post-passivation interconnection process. Metal caps may be aluminum. A gold pad may be formed on the metal caps to allow wire bonding and testing applications. Various post-passivation passive components may be formed on the integrated circuit and connected via the metal caps.Type: GrantFiled: May 31, 2007Date of Patent: June 30, 2009Assignee: Megica Corp.Inventors: Mark Chou, Michael Chen, Mou-Shiung Lin, Chien-Kang Chou
-
Patent number: 7538437Abstract: An infrared receiver chip is provided for installation in a standardized lead frame of an infrared receiver module having multiple contact areas for connection of associated function points of the lead frame via bond wires, wherein at least one contact area is spaced apart from the outer edge of the infrared receiver chip and all contact areas are positioned with respect to one another such that, when the infrared receiver chip is installed in any standardized lead frame, the respective bond wires do not cross when the bond wires are routed directly from the associated contact area to the associated function point.Type: GrantFiled: March 3, 2005Date of Patent: May 26, 2009Assignee: Atmel Germany GmbHInventor: Alexander Kurz
-
Patent number: 7535065Abstract: A first insulating film is formed. Then, a gate electrode of a low voltage drive thin film transistor and a mask film for covering a region constituting a channel of a high voltage drive thin film transistor are formed with a molybdenum film on the first insulating film. An impurity is implanted into a semiconductor film while using the gate electrode and the mask film as a mask, thereby forming a high density impurity region. Thereafter, the impurity is activated by performing a thermal process under a condition at 500° C. and for 2 hours, for example. Subsequently, the mask film is removed and a second insulating film is formed. A gate electrode of the high voltage drive thin film transistor is formed with an aluminum alloy on the second insulating film.Type: GrantFiled: December 29, 2004Date of Patent: May 19, 2009Assignee: Sharp Kabushiki KaishaInventor: Kazushige Hotta
-
Patent number: 7525134Abstract: A charge storage capacitor which is connected to various light sensitive and/or electrical elements of a CMOS imager, as well as methods of formation, are disclosed. The charge storage capacitor may be formed entirely over a field oxide region of the CMOS imager, entirely over an active area of a pixel sensor cell, or partially over a field oxide region and partially over an active pixel area of a pixel sensor cell.Type: GrantFiled: July 19, 2006Date of Patent: April 28, 2009Assignee: Micron Technology, Inc.Inventors: Howard Rhodes, Jeff McKee
-
Patent number: 7525165Abstract: The light emitting device according to the present invention is characterized in that a gate electrode comprising a plurality of conductive films is formed, and concentrations of impurity regions in an active layer are adjusted with making use of selectivity of the conductive films in etching and using them as masks. The present invention reduces the number of photolithography steps in relation to manufacturing the TFT for improving yield of the light emitting device and shortening manufacturing term thereof, by which a light emitting device and an electronic appliance are inexpensively provided.Type: GrantFiled: April 12, 2001Date of Patent: April 28, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga, Jun Koyama, Kazutaka Inukai
-
Patent number: 7521747Abstract: AMOS transistor comprises: a first conduction type region; a second conduction type drain region formed on the outermost layer portion of the first conduction type region; a second conduction type source region formed on the outermost layer portion of the first conduction type region with a channel region provided between the second conduction type drain region and the second conduction type source region; agate electrode formed on the channel region; a second conduction type base region formed inside of the second conduction type drain region in plan elevation; a plurality of first conduction type emitter regions formed in the second conduction type base region on the outermost layer portion thereof at spatial intervals in a predetermined direction; and a drain contact connected to, as lying astride, adjacent two first conduction type emitter regions and that portion of the second conduction type drain region between these adjacent two first conduction type emitter regions.Type: GrantFiled: April 28, 2005Date of Patent: April 21, 2009Assignee: Rohm Co., Ltd.Inventors: Masahiro Sakuragi, Masahiko Sonoda
-
Patent number: 7521765Abstract: An n-type embedded layer is formed in an N-LV region of a SRAM cell region after an element isolation insulating film is formed on a p-type Si substrate. Thereafter, a p-well and an n-well are formed. In formation of a channel-doped layer, ion implantation is also performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-LV of a logic circuit region. Ion-implantation is further performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-MV of an I/O region.Type: GrantFiled: December 27, 2004Date of Patent: April 21, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Tomohiko Tsutsumi, Toru Anezaki, Hideyuki Kojima, Taiji Ema
-
Patent number: 7514799Abstract: An improved chip module is described. The improved chip is comprised of a loading board for connecting with an external electronic component, a plurality of electrical conductors electrically disposed on the loading board. Each electrical conductor has an elastic body and a metal layer disposed thereon. The chip module connects with the external PCB directly. The electrical connector does not need to be disposed between the chip module and the external PCB, thereby reducing the manufacturing cost of the chip module.Type: GrantFiled: July 26, 2006Date of Patent: April 7, 2009Assignee: Lotes Co., Ltd.Inventor: Ted Ju
-
Patent number: 7504734Abstract: A semiconductor chip is mounted on a flexible wiring board through the interposition of an elastmer. The flexible wiring board is made up of a tape on which wiring is fixed. A part of the wiring is projected beyond the edge of the tape, extended in the direction of the thickness of the elastmer and connected to an electrode of the semiconductor chip. The edge of the tape beyond which the wiring is projected protrudes beyond the edge of the elastmer by a length no smaller than the thickness of the elastmer.Type: GrantFiled: February 24, 2005Date of Patent: March 17, 2009Assignee: Elpida Memory, Inc.Inventors: Mitsuaki Katagiri, Hisashi Tanie
-
Patent number: 7501694Abstract: A semiconductor device comprises a semiconductor integrated circuit, an external connection terminal connecting the semiconductor integrated circuit to an external device, and a plurality of tin or tin-alloy plating layers formed on the external connection terminal as multiple unleaded metal plating layers. The multiple unleaded metal plating layers comprise a first layer made of a tin alloy and provided as an inner layer of the multiple unleaded metal plating layers, the tin alloy of the first layer containing as a second element one of bismuth, silver, copper, indium, and zinc, and a second layer made of either 100% tin or a tin alloy and provided as an outer surface layer of the multiple unleaded metal plating layers, the 100% tin or the tin alloy of the second layer having a percentage of tin content greater than that of the first layer.Type: GrantFiled: December 27, 2004Date of Patent: March 10, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Yoshitsugu Kotaki, Yuuki Kanazawa
-
Patent number: 7485967Abstract: A semiconductor device with improved reliability and its manufacturing method is offered. The semiconductor device of this invention includes a pad electrode formed on a semiconductor substrate through a first insulation layer, and a via hole formed in the semiconductor substrate and extending from a back surface of the semiconductor substrate to the pad electrode, wherein the via hole includes a first opening of which a diameter in a portion close to the pad electrode is larger than a diameter in a portion close to the back surface of the semiconductor substrate, and a second opening formed in the first insulation layer and continuing from the first opening, of which a diameter in a portion close to the pad electrode is smaller than a diameter in a portion close to the front surface of the semiconductor substrate.Type: GrantFiled: February 27, 2006Date of Patent: February 3, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Kojiro Kameyama, Akira Suzuki, Yoshio Okayama, Mitsuo Umemoto
-
Patent number: 7485933Abstract: A semiconductor device has a first insulating film formed on a semiconductor substrate and resistors disposed on the first insulating film. Each of the resistors is formed of a polycrystalline silicon film having a low concentration impurity region and high concentration impurity regions disposed on opposite sides of the low concentration impurity region. The low concentration impurity regions of the plurality of resistors have different lengths from one another. A second insulating film is disposed on the resistors. Contact holes are formed on the second insulating film and are disposed on the high concentration impurity regions. First metal wirings are connected to the respective contact holes and connect the resistors in series. A second metal wiring is connected to one of the resistors located at one end of the resistors connected in series. The second metal wiring covers the low concentration impurity region of all of the resistors.Type: GrantFiled: July 29, 2005Date of Patent: February 3, 2009Assignee: Seiko Instruments Inc.Inventor: Hirofumi Harada
-
Patent number: 7482698Abstract: Some embodiments of the present invention relate to a semiconducting device that includes an interposer having a fold which divides the interposer into a first section and a second section. A first die is attached to a first surface of the interposer at the first and second sections of the interposer. The semiconducting device further includes a contact that is attached to the first surface of the interposer at the first section and the second section. A second die is attached to a second surface of the interposer such that the second die is stacked onto the first die and is electrically coupled to the first die by the contact and conductive paths that are part of the interposer.Type: GrantFiled: September 22, 2006Date of Patent: January 27, 2009Assignee: Intel CorporationInventors: Iwen Chao, Steve R. Eskildsen
-
Patent number: 7482702Abstract: A semiconductor component includes a thinned semiconductor die having protective polymer layers on up to six surfaces. The component also includes contact bumps on the die embedded in a circuit side polymer layer, and terminal contacts on the contact bumps in a dense area array. A method for fabricating the component includes the steps of providing a substrate containing multiple dice, forming trenches on the substrate proximate to peripheral edges of the dice, and depositing a polymer material into the trenches. In addition, the method includes the steps of planarizing the back side of the substrate to contact the polymer filled trenches, and cutting through the polymer trenches to singulate the components from the substrate. Prior to the singulating step the components can be tested and burned-in while they remain on the substrate.Type: GrantFiled: March 27, 2006Date of Patent: January 27, 2009Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood, Trung Tri Doan
-
Patent number: 7479667Abstract: Provided are a semiconductor device including an active area which is defined as high and low mobility areas and a thin film transistor having the semiconductor device. The mobility of the active area can be lowered to a level enough to satisfy the requirement of the semiconductor device. The lowering of the mobility of the active area can contribute to reducing mobility deviation between semiconductor devices. As a result, the quality of a flat panel display adopting a large-scale semiconductor device can be greatly improved.Type: GrantFiled: December 28, 2004Date of Patent: January 20, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-yeon Kwon, Takashi Noguchi, Young-soo Park, Do-young Kim
-
Patent number: 7473978Abstract: A semiconductor device comprising: a base layer of a first conductivity type selectively formed above a semiconductor substrate; a gate electrode formed on the base layer via the insulating film; a source layer of a second conductivity type selectively formed at a surface of the base layer at one side of the gate electrode; an channel implantation layer selectively formed at the surface of the base layer so as to be adjacent to the source layer below the gate electrode, the channel implantation layer having a higher concentration than the base layer; a RESURF layer of the second conductivity type selectively formed at the surface of the base layer at the other side of the gate electrode; and a drain layer of a second conductivity type being adjacent to the RESURF layer, a portion of the drain layer overlapping the base layer, and the drain layer having a higher concentration than the RESURF layer.Type: GrantFiled: August 11, 2006Date of Patent: January 6, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Tomoko Matsudai, Norio Yasuhara
-
Patent number: 7470967Abstract: A self-aligned silicon carbide power MESFET with improved current stability and a method of making the device are described. The device, which includes raised source and drain regions separated by a gate recess, has improved current stability as a result of reduced surface trapping effects even at low gate biases. The device can be made using a self-aligned process in which a substrate comprising an n+-doped SiC layer on an n-doped SiC channel layer is etched to define raised source and drain regions (e.g., raised fingers) using a metal etch mask. The metal etch mask is then annealed to form source and drain ohmic contacts. A single- or multilayer dielectric film is then grown or deposited and anisotropically etched. A Schottky contact layer and a final metal layer are subsequently deposited using evaporation or another anisotropic deposition technique followed by an optional isotropic etch of dielectric layer or layers.Type: GrantFiled: March 11, 2005Date of Patent: December 30, 2008Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Janna B. Casady, Joseph N. Merrett
-
Patent number: 7470997Abstract: In the present invention, copper interconnection with metal caps is extended to the post-passivation interconnection process. Metal caps may be aluminum. A gold pad may be formed on the metal caps to allow wire bonding and testing applications. Various post-passivation passive components may be formed on the integrated circuit and connected via the metal caps.Type: GrantFiled: March 9, 2004Date of Patent: December 30, 2008Assignee: Megica CorporationInventors: Mou-Shiung Lin, Michael Chen, Chien Kang Chou, Mark Chou
-
Patent number: 7468559Abstract: Integrated circuit packages that connect solder balls between solder ball pads of a die and substrate pads of a printed circuit board (PCB). The solder balls are electrically disconnected from any circuit of the die, i.e., “dummy” solder balls, and are used to temporarily hold the die in position with respect to the PCB until the circuit is wire bonded and an underfill material is cured between the die and the PCB to more permanently connect them together. The underfill material is selected to have a coefficient of thermal expansion (CTE) that is substantially equal to the CTE of the solder balls to prevent thermal mismatch problems. An overmolding compound is disposed about the die and the underfill material and about the wire bonds to complete the package. Various arrangements of the solder ball pads on the die include columnar and row, corner, diagonal, cross, and periphery arrangements.Type: GrantFiled: July 5, 2006Date of Patent: December 23, 2008Assignee: Micron Technology, Inc.Inventors: Frank L. Hall, Cary J. Baerlocher