Patents Examined by Sheila V. Clark
-
Patent number: 8957515Abstract: An integrated circuit package system includes: forming an array of external interconnects with an intersecting region between the external interconnects; removing the intersecting region for forming an isolation hole between the external interconnects; mounting an integrated circuit die over the external interconnects; connecting an internal interconnect between the integrated circuit die and the external interconnects; and forming a package encapsulation over the integrated circuit die with the external interconnects partially exposed.Type: GrantFiled: November 7, 2007Date of Patent: February 17, 2015Assignee: STATS ChipPAC Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Abelardo Jr. Hadap Advincula, Lionel Chien Hui Tay
-
Patent number: 8941208Abstract: A surface mount packaging structure that yields improved thermo-mechanical reliability and more robust second-level package interconnections is disclosed. The surface mount packaging structure includes a sub-module having a dielectric layer, semiconductor devices attached to the dielectric layer, a first level metal interconnect structure electrically coupled to the semiconductor devices, and a second level I/O connection electrically coupled to the first level interconnect and formed on the dielectric layer on a side opposite the semiconductor devices, with the second level I/O connection configured to connect the sub-module to an external circuit. The semiconductor devices of the sub-module are attached to the first surface of a multi-layer substrate structure, with a dielectric material positioned between the dielectric layer and the multi-layer substrate structure to fill in gaps in the surface-mount structure and provide additional structural integrity thereto.Type: GrantFiled: July 30, 2012Date of Patent: January 27, 2015Assignee: General Electric CompanyInventors: Shakti Singh Chauhan, Arun Virupaksha Gowda, Paul Alan McConnelee
-
Patent number: 8921993Abstract: A semiconductor package includes a substrate, a semiconductor chip located on a top surface of the substrate, signal lines formed on the top surface of the substrate and configured to allow different types of signals to input/output thereto/therefrom, a ground line unit formed on the top surface of the substrate and configured to divide the signal lines into signal lines to/from which the same types of signals are input/output to be isolated from one another, barrier walls configured to contact the ground line unit, and a heat dissipation unit disposed on the semiconductor chip, wherein the ground line unit includes diagonal ground lines located in diagonal directions of the substrate about the semiconductor chip, and the heat dissipation unit includes a thermal interface material (TIM) located on a top surface of the semiconductor chip, and a heat dissipation plate configured to cover the TIM and the substrate.Type: GrantFiled: January 13, 2014Date of Patent: December 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: In-Ho Choi, Yong-Hoon Kim, Seong-Ho Shin
-
Patent number: 8922001Abstract: A semiconductor device in which warpage is less likely to occur. In the semiconductor device, two semiconductor chips are mounted over a diagonal of a substrate and one of the semiconductor chips lies over the intersection of the two diagonals of the substrate. The semiconductor device gives a solution to the following problem. In order to implement a semiconductor device with a plurality of semiconductor chips mounted on a substrate, generally the substrate must have a larger area. If the area of the substrate is increased without an increase in its thickness, warpage or deformation of the semiconductor device is more likely to occur. It is difficult or impossible to mount a warped or deformed semiconductor device over a wiring substrate.Type: GrantFiled: November 29, 2013Date of Patent: December 30, 2014Assignee: Renesas Electronics CorporationInventors: Makoto Okada, Shuuichi Kariyazaki, Wataru Shiroi, Masafumi Suzuhara, Naoko Sera
-
Patent number: 8912668Abstract: Electrical connections for chip scale packaging are disclosed. In one embodiment, a semiconductor device includes a post-passivation layer disposed over a substrate, the substrate having a first direction of coefficient of thermal expansion mismatch. The semiconductor device includes a first opening through the post-passivation layer, the first opening comprising a plurality of elongated apertures. A longest of the plurality of elongated apertures comprises a first dimension, wherein the first dimension is aligned substantially perpendicular to the first direction of coefficient of thermal expansion mismatch.Type: GrantFiled: March 1, 2012Date of Patent: December 16, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Shih-Wei Liang
-
Patent number: 8901726Abstract: A package on package structure includes a first substrate having a first region and a second region, a bump formed on the first region of the first substrate, a first semiconductor die bonded to the second region of the first substrate, and a semiconductor die package bonded to the first substrate. The bump includes a metallic structure and a plurality of minor elements dispersed in the metallic structure. The semiconductor die package includes a connector bonded to the bump, and the first semiconductor die is between the semiconductor die package and the first substrate.Type: GrantFiled: December 7, 2012Date of Patent: December 2, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Cheng Lin, Hsiu-Jen Lin, Cheng-Ting Chen, Wei-Yu Chen, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8890335Abstract: A semiconductor device includes: on an upper surface of a second semiconductor chip on a circuit board, a ring dam section formed at an outer circumference of a mounting region above which a first semiconductor chip is mounted; and an interconnect extending from the dam section to a center section of the first semiconductor chip or the second semiconductor chip in a region in which the first semiconductor chip faces the second semiconductor chip. The interconnect is electrically connected to a connection terminal on a circuit formation surface of the first or second semiconductor chip at the center section of the first or second semiconductor chip. The dam section and the interconnect are power supply interconnects or ground interconnects.Type: GrantFiled: December 18, 2013Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Kenji Yokoyama, Takeshi Kawabata
-
Patent number: 8890337Abstract: Stacking balls are formed on ball terminals prior to application of an underfill under a flip chip mounted electronic component. The underfill is then applied and directly contacts and at least partially encloses an inner row of the stacking balls closest to and directly adjacent the flip chip mounted electronic component. By forming the stacking balls prior to the application of the underfill, contamination of the ball terminals by the underfill is avoided. This allows the spacing between the ball terminals and the electronic component to be minimized.Type: GrantFiled: January 10, 2014Date of Patent: November 18, 2014Inventor: Roger D. St. Amand
-
Patent number: 8860200Abstract: This invention relates to a stacked electronic device composed of stacked electronic components (120, 130) distributed on one or several added-on levels (N2, N3) each added on the preceding level starting from a base level (N1) possibly containing at least one electronic component (110). At least one electrolytic connection pad of a first type (10.1) on an add-on level (N2) directly connects a conducting element (c1) placed on one face of an electronic component (120) on an add-on level (N2) to a conducting element (z1) placed on an opposite face of a neighboring level (N1) while at least one electrolytic connection pad of a second type (20.1) on the add-on level (N2) passes through a coating layer (220) coating the sides of the electronic component (120) on the add-on level (N2) and directly electrically connects two conducting elements (z1, z2) located on each side of said coating layer (220).Type: GrantFiled: June 2, 2009Date of Patent: October 14, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventor: Jean Brun
-
Patent number: 8841780Abstract: The present invention provides a dicing tape-integrated wafer back surface protective film including: a dicing tape including a base material and a pressure-sensitive adhesive layer formed on the base material; and a wafer back surface protective film formed on the pressure-sensitive adhesive layer of the dicing tape, in which the wafer back surface protective film is colored. It is preferable that the colored wafer back surface protective film has a laser marking ability. The dicing tape-integrated wafer back surface protective film can be suitably used for a flip chip-mounted semiconductor device.Type: GrantFiled: December 3, 2013Date of Patent: September 23, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura
-
Patent number: 8834184Abstract: In some embodiments an Integrated Circuit package includes a plurality of system functional pins, at least one system functional pin depopulation zone, and at least one non-system functional pin located in the at least one functional pin depopulation zone. Other embodiments are described and claimed.Type: GrantFiled: May 10, 2012Date of Patent: September 16, 2014Assignee: Intel CorporationInventors: Mark B. Trobough, Christopher S. Baldwin
-
Patent number: 8823150Abstract: A method to manufacture an optical module is disclosed, wherein the optical module has an optically active device on a lead frame and a lens co-molded with the active device and the lead frame by a transparent resin as positioning the lens with respect to the lead frame. The molding die of the present invention has a positioning pin to support the lens during the molding. Because the lead frame is aligned with the molding die, the precise alignment between the active device on the lead frame and the lens is not spoiled during the molding.Type: GrantFiled: July 4, 2011Date of Patent: September 2, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Kazunori Tanaka, Kazuaki Mii, Toshio Takagi, Tomomi Sano, Keitaro Koguchi
-
Patent number: 8810044Abstract: The present invention provides a dicing tape-integrated wafer back surface protective film including: a dicing tape including a base material and a pressure-sensitive adhesive layer formed on the base material; and a wafer back surface protective film formed on the pressure-sensitive adhesive layer of the dicing tape, in which the wafer back surface protective film is colored. It is preferable that the colored wafer back surface protective film has a laser marking ability. The dicing tape-integrated wafer back surface protective film can be suitably used for a flip chip-mounted semiconductor device.Type: GrantFiled: December 3, 2013Date of Patent: August 19, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura
-
Patent number: 8803308Abstract: A semiconductor device includes a plurality of signal terminals on each of a plurality of vertically stacked semiconductor chips, each plurality of signal terminals connected to vertically aligned signal terminals of an adjacent semiconductor chip by through silicon vias, a common test terminal on each of the plurality of vertically stacked semiconductor chips connected to a vertically aligned common test terminal of an adjacent semiconductor chip by a through silicon via; a plurality of spiral test terminals on the plurality of vertically stacked semiconductor chips, each spiral test terminal connected to a non-vertically aligned spiral test terminal of an adjacent semiconductor chip by a through silicon via, and a conductive line arranged along a periphery of at least one of the plurality of vertically stacked semiconductor chips, the conductive line connected to a respective common test terminal and a respective spiral test terminal.Type: GrantFiled: December 20, 2013Date of Patent: August 12, 2014Assignee: PS4 Luxco S.a.r.l.Inventor: Toru Ishikawa
-
Patent number: 8766463Abstract: A package carrier includes a metal substrate, a pad, a dielectric layer, and a circuit layer. The metal substrate has a first surface and a second surface opposite to the first surface. The pad is disposed on the first surface. The dielectric layer is disposed on the first surface and covers the pad. A thickness of the dielectric layer is less than 150 ?m. The circuit layer is embedded in the dielectric layer and connected to the pads.Type: GrantFiled: August 13, 2012Date of Patent: July 1, 2014Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Patent number: 8742600Abstract: Provided are a dual-phase intermetallic interconnection structure and a fabricating method thereof. The dual-phase intermetallic interconnection structure includes a first intermetallic compound, a second intermetallic compound, a first solder layer, and a second solder layer. The second intermetallic compound covers and surrounds the first intermetallic compound. The first intermetallic compound and the second intermetallic compound contain different high-melting point metal. The first solder layer and the second solder layer are disposed at the opposite sides of the second intermetallic compound, respectively. The first intermetallic compound is adapted to fill the micropore defects generated during the formation of the second intermetallic compound.Type: GrantFiled: January 8, 2013Date of Patent: June 3, 2014Assignee: Industrial Technology Research InstituteInventors: Jing-Yao Chang, Tao-Chih Chang, Tung-Han Chuang, Chun-Yen Lee
-
Patent number: 8716856Abstract: Semiconductor devices and methods for forming a semiconductor device are disclosed. The semiconductor device includes a die. The die includes a die substrate having first and second major surfaces. The semiconductor device includes a power module disposed below the second major surface of the die substrate. The power module is electrically coupled to the die through silicon via (TSV) contacts.Type: GrantFiled: August 2, 2012Date of Patent: May 6, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Juan Boon Tan, Yeow Kheng Lim, Soh Yun Siah, Wei Liu, Shunqiang Gong
-
Patent number: 8669178Abstract: A semiconductor device has a through electrode formed in a through hole which penetrates a Si substrate from one surface to the other surface of the Si substrate, wherein a rectangular electrode pad is provided on the other surface with an insulation film laid between the electrode pad and the other surface, an opening of the through hole on the one surface side is circular, an opening of the through hole on the other surface side is rectangular, and the area of the opening on the other surface side is made smaller than the area of the opening on the one surface side.Type: GrantFiled: September 24, 2012Date of Patent: March 11, 2014Assignee: Seiko Epson CorporationInventor: Yoshihide Matsuo
-
Patent number: 8653654Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a base assembly having a cavity and a through conductor adjacent to the cavity; connecting a first device to the base assembly with the first device within the cavity; connecting a second device to the base assembly with the second device within the cavity; and connecting an interposer substrate having an exposed external side over the through conductor with the exposed external side facing away from the through conductor and exposed to ambient.Type: GrantFiled: December 16, 2009Date of Patent: February 18, 2014Assignee: Stats Chippac Ltd.Inventors: Harry Chandra, Robert J. Martin, III
-
Patent number: 8648476Abstract: The present invention provides a dicing tape-integrated wafer back surface protective film including: a dicing tape including a base material and a pressure-sensitive adhesive layer formed on the base material; and a wafer back surface protective film formed on the pressure-sensitive adhesive layer of the dicing tape, in which the wafer back surface protective film is colored. It is preferable that the colored wafer back surface protective film has a laser marking ability. The dicing tape-integrated wafer back surface protective film can be suitably used for a flip chip-mounted semiconductor device.Type: GrantFiled: June 26, 2013Date of Patent: February 11, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura