Patents Examined by Stephen W. Smoot
-
Patent number: 11121087Abstract: One illustrative device disclosed herein includes a layer of insulating material having an upper surface positioned at a first level and a recessed conductive interconnect structure positioned at least partially within the layer of insulating material, wherein the recessed conductive interconnect structure has a recessed upper surface that is positioned at a second level that is below the first level. In this example, the device also includes a recess defined in the recessed conductive interconnect structure, a memory cell positioned above the recessed conductive interconnect structure and a conductive via plug that is conductively coupled to the recessed conductive interconnect structure and a lower conductive material of the memory cell, wherein at least a portion of the conductive via plug is positioned in the recess defined in the recessed conductive interconnect.Type: GrantFiled: December 24, 2019Date of Patent: September 14, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Nicholas LiCausi, Julien Frougier, Keith Donegan, Hyung Woo Kim
-
Patent number: 11114332Abstract: A method is provided for preparing a semiconductor-on-insulator structure comprising a silicon nitride layer deposited by plasma deposition.Type: GrantFiled: March 3, 2017Date of Patent: September 7, 2021Assignee: GlobalWafers Co., Ltd.Inventor: Sasha Joseph Kweskin
-
Patent number: 11114533Abstract: A semiconductor device includes: a substrate including a first region and a second region; a first gate stack on the first region of the substrate; a first source/drain contact at a first side of the first gate stack, wherein the first source/drain contact is connected to the substrate; a second gate stack on the second region of the substrate; and a second source/drain contact at a first side of the second gate stack, wherein the second source/drain contact is connected to the substrate, wherein a height of the second source/drain contact is greater than a height of the first source/drain contact, and wherein a width of the second source/drain contact is greater than a width of the first source/drain contact.Type: GrantFiled: October 24, 2019Date of Patent: September 7, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byungeun Yun, Jun-Gu Kang, Dong-Il Park, Yongsang Jeong
-
Patent number: 11108026Abstract: An electro-luminescence display apparatus comprises a transparent substrate; a thin-film transistor array disposed on the transparent substrate; a first electrode disposed on the thin-film transistor array; an electro-luminescence diode disposed on the first electrode; a second electrode disposed on the electro-luminescence diode; an encapsulation unit disposed on the second electrode; and an external light-absorbing layer disposed on the encapsulation unit and absorbing external light that passes through the transparent substrate.Type: GrantFiled: October 30, 2019Date of Patent: August 31, 2021Assignee: LG DISPLAY CO., LTD.Inventors: Harkjin Kim, Hoyoung Jeong, Shin-Bok Lee
-
Patent number: 11101406Abstract: An efficient wide bandgap GaN-based LED chip based on a surface plasmon effect and a manufacturing method therefor. The efficient wide bandgap GaN-based LED chip is of a flip-chip structure, and comprises, from bottom to top in sequence, a substrate, a buffer layer, an unintentionally doped GaN layer, an n-GaN layer, a quantum well layer, an electron blocking layer, a p-GaN layer, a metallic reflecting mirror layer, a passivation layer, a p-electrode layer, an n-electrode layer; and a position of a bottom surface of the metallic reflecting mirror layer connected to a surface of the p-GaN layer is provided with a micro-nano composite metal structure. A micro metal structure comprises alternating protrusion portions and recess portions; and a nano metal structure is distributed on an interface of the micro metal structure and the p-GaN layer.Type: GrantFiled: December 25, 2016Date of Patent: August 24, 2021Assignee: SOUTH CHINA UNIVERSITY OF TECHNOLOGYInventors: Huamao Huang, Hong Wang, Xiaolong Hu, Zhuobo Yang, Rulian Wen, Wei Shi
-
Patent number: 11101207Abstract: An integrated circuit (IC), including a first integrated circuit (IC) cell configured to perform a defined operation on a first input signal to generate a first output signal, wherein the first IC cell includes a first metal configured to receive the first input signal or output the first output signal; and a second IC cell configured to perform the defined operation on a second input signal to generate a second output signal, wherein the second IC cell includes a second metal configured to receive the second input signal or the second output signal, wherein the second metal is located substantially in the same location within the second IC cell as the first metal is located within the first IC cell, and wherein the first and second metals are configured differently based on differences in first and second intercell metal interconnects to which the first and second metals electrically connect, respectively.Type: GrantFiled: October 29, 2019Date of Patent: August 24, 2021Assignee: QUALCOMM INCORPORATEDInventors: Mamta Bansal, Vincent Xavier Le Bars
-
Patent number: 11101214Abstract: A package structure and method for forming the same are provided. The package structure includes a die structure formed over a first interconnect structure, and the die structure includes a first region and a second region. The package structure includes a dam structure formed on the first region of the die structure, and a second interconnect structure formed over the die structure and the dam structure. The package structure also includes a package layer formed between the first interconnect structure and the second interconnect structure, and the package layer is formed on the second region of the die structure to surround the dam structure.Type: GrantFiled: April 10, 2019Date of Patent: August 24, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Hao Tsai, Techi Wong, Meng-Liang Lin, Yi-Wen Wu, Po-Yao Chuang, Shin-Puu Jeng
-
Patent number: 11094584Abstract: A method of making a semiconductor device includes depositing a first polysilicon layer over a substrate. The method further includes forming a barrier layer over the first polysilicon layer. The method further includes patterning the first polysilicon layer. The method further includes depositing a second polysilicon layer over the barrier layer, wherein the depositing of the second polysilicon layer includes increasing a grain size of the first polysilicon layer, and causing at least one grain boundary in the first polysilicon layer to contact the barrier layer.Type: GrantFiled: January 27, 2020Date of Patent: August 17, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: J. J. Lee, Chun-Tse Tsai, M. C. Hang
-
Patent number: 11094694Abstract: A method for manufacturing a semiconductor device includes forming one or more fins extending in a first direction over a substrate. The one or more fins include a first region along the first direction and second regions on both sides of the first region along the first direction. A dopant is implanted in the first region of the fins but not in the second regions. A gate structure overlies the first region of the fins and source/drains are formed on the second regions of the fins.Type: GrantFiled: December 31, 2019Date of Patent: August 17, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Chung Chen, Chi-Feng Huang, Victor Chiang Liang, Fu-Huan Tsai, Hsieh-Hung Hsieh, Tzu-Jin Yeh, Han-Min Tsai, Hong-Lin Chu
-
Patent number: 11088191Abstract: A photoelectric conversion device has an isolation structure. First and second isolation portions are provided between first and second photoelectric conversion elements. The first isolation portion extends from a first plane of a semiconductor layer to a position corresponding to at least a quarter of a length from the first plane to a second plane of the semiconductor layer. The second isolation portion extends from the second plane of the semiconductor layer to a position corresponding to at least a quarter of the length from the first plane to the second plane.Type: GrantFiled: February 4, 2019Date of Patent: August 10, 2021Assignee: CANON KABUSHIKI KAISHAInventor: Toshiyuki Ogawa
-
Patent number: 11088131Abstract: Semiconductor devices are provided in which a first semiconductor device is bonded to a second semiconductor device. The bonding may occur at a gate level, a gate contact level, a first metallization layer, a middle metallization layer, or a top metallization layer of either the first semiconductor device or the second semiconductor device.Type: GrantFiled: June 29, 2020Date of Patent: August 10, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Chen-Hua Yu
-
Patent number: 11088306Abstract: A light-emitting device is provided. The light-emitting device includes a first substrate. The light-emitting device also includes a second substrate including a light-shielding structure. The light-emitting device further includes a first light-emitting module and a second light-emitting module being adjacent to each other. The first light-emitting module and the second light-emitting module are disposed between the first substrate and the second substrate. The first light-emitting module and the second light-emitting module are spaced apart by a gap, and the light-shielding structure at least partially covers the gap in a top view direction of the light-emitting device.Type: GrantFiled: April 8, 2019Date of Patent: August 10, 2021Assignee: INNOLUX CORPORATIONInventors: Jia-Yuan Chen, Tsung-Han Tsai, Kuan-Feng Lee, Yuan-Lin Wu
-
Patent number: 11088351Abstract: The present disclosure relates to a display panel and a display device. The display panel includes a display substrate and an encapsulating unit. The encapsulating unit is disposed on the display substrate, and the encapsulating unit includes at least one buffer layer. The buffer layer includes a buffer body and first buffer particles. The buffer body is deformable under an action of an external force thereby compressing the first buffer particles, and the first buffer particles are elastically deformable or capable of being crushed by compression.Type: GrantFiled: January 6, 2020Date of Patent: August 10, 2021Assignee: YUNGU (GU'AN) TECHNOLOGY CO., LTD.Inventors: Ping Zhu, Shengfang Liu, Xueyuan Li, Ying Huang
-
Patent number: 11088278Abstract: A semiconductor device is provided that includes a first of a source region and a drain region comprised of a first semiconductor material, wherein an etch stop layer of a second semiconductor material present within the first of the source region and the drain region. A channel semiconductor material is present atop the first of the source region and the drain region. A second of the source and the drain region is present atop the channel semiconductor material. The semiconductor device may be a vertically orientated fin field effect transistor or a vertically orientated tunnel field effect transistor.Type: GrantFiled: January 11, 2019Date of Patent: August 10, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huiming Bu, Liying Jiang, Siyuranga O. Koswatta, Junli Wang
-
Patent number: 11088098Abstract: Disclosed is an antenna apparatus including a substrate having a cavity in a first outer surface thereof. The substrate has a sidewall defining a portion of the cavity, and a first edge contact is formed at the sidewall. An IC chip is disposed within the cavity and has a side surface facing the sidewall and a second edge contact formed on the side surface electrically connected to the first edge contact. An antenna element, disposed at a second outer surface of the substrate opposite the first outer surface, is electrically connected to RF circuitry within the IC chip through a conductive via extending within the substrate.Type: GrantFiled: August 12, 2019Date of Patent: August 10, 2021Assignee: VIASAT, INC.Inventors: Steven J. Franson, Douglas J. Mathews
-
Patent number: 11081625Abstract: Packaged LEDs with phosphor films, and associated systems and methods are disclosed. A system in accordance with a particular embodiment of the disclosure includes a support member having a support member bond site, an LED carried by the support member and having an LED bond site, and a wire bond electrically connected between the support member bond site and the LED bond site. The system can further include a phosphor film carried by the LED and the support member, the phosphor film being positioned to receive light from the LED at a first wavelength and emit light at a second wavelength different than the first. The phosphor film can be positioned in direct contact with the wire bond at the LED bond site.Type: GrantFiled: March 21, 2017Date of Patent: August 3, 2021Assignee: Micron Technology, Inc.Inventor: Jonathon G. Greenwood
-
Patent number: 11081669Abstract: The present application relates to an encapsulation film, a method for producing the same, an organic electronic device comprising the same, and a method for preparing an organic electronic device using the same, which allows forming a structure capable of blocking moisture or oxygen introduced into an organic electronic device from the outside, and can effectively release heat accumulated inside the organic electronic device and prevent occurrence of bright spots of the organic electronic device.Type: GrantFiled: June 11, 2018Date of Patent: August 3, 2021Assignee: LG CHEM, LTD.Inventors: Ho Joon Yoo, Dong Hwan Ryu, Se Ho Shin, Moon Cheol Shin, Whoon Jeong, Jae Seol Ryu
-
Patent number: 11075241Abstract: The present technology relates to a solid-state imaging device that includes a sensor substrate having at least a first pixel region and a second pixel region, and a light shielding body substrate which is stacked on an upper surface of the sensor substrate and has a light shielding body surrounding a plurality of light guide paths, in which the plurality of light guide paths includes at least a first light guide path corresponding to the first pixel region, and a second light guide path corresponding to the second pixel region, a plurality of pixels included in the first pixel region has a light shielding structure based on respective pixel positions in the first pixel region, and a plurality of pixels included in the second pixel region has a light shielding structure based on respective pixel positions in the second pixel region.Type: GrantFiled: March 16, 2018Date of Patent: July 27, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Harumi Tanaka
-
Patent number: 11075360Abstract: An OLED display panel, a display device and a method for manufacturing the OLED display panel are provided. The display panel includes a display panel body, and an encapsulation layer disposed on the display panel body and applied to encapsulate the display panel body. The encapsulation layer has a gradually increasing thickness in a direction from a central position of the display panel to an edge position of the display panel.Type: GrantFiled: May 7, 2019Date of Patent: July 27, 2021Assignee: Boe Technology Group Co., Ltd.Inventors: Qingyu Huang, Zhiqiang Jiao, Zhongyuan Sun, Xiang Zhou
-
Patent number: 11069572Abstract: Semiconductor device and formation method are provided. The method includes providing a substrate, a first fin and a second fin on the substrate, an isolation structure covering a portion of sidewalls of the first and second fins, a gate structure across the first fin or the second fin, a first doped source/drain region in the first fin, a second doped source/drain region in the second fin, and an interlayer dielectric layer on the isolation structure, the first and second fins, and the gate structure. A first through hole is formed in the interlayer dielectric layer, exposing the first doped source/drain region or the second doped source/drain region. A second through hole is formed in the interlayer dielectric layer on the isolation structure to connect to the first through hole. A first plug is formed in the first through hole and a second plug is formed in the second through hole.Type: GrantFiled: March 2, 2020Date of Patent: July 20, 2021Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Ze Jun He, Jun Ling Pang