Patents Examined by Thao Bui
-
Patent number: 8310858Abstract: According to one embodiment, a plurality of memory cells, each composed of a variable-resistance element and a diode, are arranged at the intersections of a plurality of word lines and a plurality of bit lines. The sense amplifier compares a voltage corresponding to current in a memory cell selected from the plurality of memory cells with a reference voltage to detect data read from the selected memory cell. The controller generates the reference voltage according to the logical value of a signal output from the sense amplifier. The controller, before detecting data in the memory cell, adjusts the reference voltage on the basis of current flowing in one of a plurality of bit lines connected to a plurality of memory cells in a half-selected state detected by the sense amplifier.Type: GrantFiled: August 2, 2010Date of Patent: November 13, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Ito
-
Patent number: 8304692Abstract: A welding torch 30 has a first tip body 32, a pressurization shaft 43, and a second tip body 50 detachably connected to a distal end of the first tip body 32. A power supply tip 54 is accommodated in an accommodation hole 51 of the second tip body 50. The power supply tip 54 is removable from the accommodation hole 51 of the second tip body 50 after the second tip body 50 is removed from the first tip body 32. The power supply tip 54 is held in contact with the pressurization shaft 43 and urged by a compression spring 44 when the second tip body 50 is connected to the first tip body 32. A tip holder 60 is arranged at a distal end of the second tip body 50 in such a manner as to cover a distal end of the power supply tip 54.Type: GrantFiled: September 19, 2008Date of Patent: November 6, 2012Assignee: Daihen CorporationInventors: Jun Ohkubo, Masaru Nishimura
-
Patent number: 8305788Abstract: A semiconductor memory device to an exemplary aspect of the present invention includes a plurality of memory cells, a plurality of word lines, a plurality of bit line pairs, a plurality of column selectors, a common signal line pair including one common line commonly connected to one of each of the plurality of bit line pairs, and the other common line commonly connected to the other of each of the plurality of bit line pairs, a sense amplifier amplifying the potential difference of the common signal line pair, and a plurality of capacitance adding circuits that balance with parasitic capacitances of the column selectors which are not selected, the capacitance adding circuits being provided respectively between the one of each of the bit line pairs and the other common line and between the other of each of the bit line pairs and the one common line.Type: GrantFiled: June 17, 2010Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventors: Masaru Matsui, Mayumi Furuta
-
Patent number: 8300446Abstract: A ferroelectric random access memory (FRAM) with reduced cycle time. During a read cycle, plate line voltages are boosted to a voltage to both transfer charge from the selected row of FRAM cells to corresponding bit lines, and to fully polarize a data state in the selected FRAM cells. In one embodiment of the invention, the fully polarized data states is present in those cells that previously stored that data state; for those cells storing the opposite state, a write-back pulse is executed. In another embodiment of the invention, the fully polarized data state results for each of the selected memory cells, by applying a plate line boost voltage of a higher magnitude. Those cells that are to store the opposite data state, as may be determined following error correction, are written back with that data state.Type: GrantFiled: December 13, 2010Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventor: Saim Ahmad Qidwai
-
Patent number: 8300466Abstract: A NAND flash memory, in a read operation, a p-type semiconductor substrate is set at a ground potential, a bit line is charged to a first voltage, a source line, a n-type well and a p-type well are charged to a second voltage, which lies between a ground potential and a first voltage, and in a block not selected by said row decoder, said drain-side select gate line and said source-side select gate line are charged to a third voltage, which is higher than said ground potential and is equal to or lower than said second voltage.Type: GrantFiled: March 1, 2011Date of Patent: October 30, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Maejima, Katsuaki Isobe
-
Patent number: 8300453Abstract: Provided are a method for recording information in a magnetic recording element and a method for recording information in a magnetic random access memory. The method for recording information in a magnetic recording element includes preparing the magnetic recording element having a magnetic free layer in which a magnetic vortex is formed. A current or a magnetic field whose direction varies with time is applied to the magnetic free layer to switch a core orientation of a magnetic vortex formed in the magnetic free layer to an upward direction or downward direction from a top surface of the magnetic free layer “0” or “1” is assigned according to the direction of the core orientation of the magnetic vortex formed in the magnetic free layer.Type: GrantFiled: October 17, 2008Date of Patent: October 30, 2012Assignee: Snu R&DB FoundationInventors: Sang-Koog Kim, Ki-Suk Lee, Young-Sang Yu
-
Patent number: 8295073Abstract: Non-volatile dual port memory with third dimension memory is described, including a non-volatile third dimensional memory array comprising a memory element, the memory element is configured to change from a first resistive state to a second resistive state in response to a voltage, a transceiver gate configured to gate the voltage to the memory element, the voltage being configured to change the memory element from the first resistive state to the second resistive state, the transceiver gate is configured to receive another voltage from a bit line and a bit bar line, the bit line and the bit bar line being coupled to the memory element and configured to provide the another voltage, and a plurality of word lines coupled to the memory element, the plurality of word lines are configured to provide substantially simultaneous access to the non-volatile third dimensional memory array using two or more ports.Type: GrantFiled: November 23, 2009Date of Patent: October 23, 2012Assignee: Unity Semiconductor CorporationInventor: Robert Norman
-
Patent number: 8284594Abstract: Magnetic devices, magnetoresistive structures, and methods and techniques associated with the magnetic devices and magnetoresistive structures are presented. For example, a magnetic device is presented. The magnetic device includes a ferromagnet, an antiferromagnet coupled to the ferromagnet, and a nonmagnetic metal proximate to the ferromagnet. The antiferromagnet provides uniaxial anisotropy to the magnetic device. A resistance of the nonmagnetic metal is dependent upon a direction of a magnetic moment of the ferromagnet.Type: GrantFiled: September 3, 2009Date of Patent: October 9, 2012Assignee: International Business Machines CorporationInventors: Guohan Hu, Jonathan Zanghong Sun
-
Patent number: 8284600Abstract: A non-volatile memory (NVM) cell comprises an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node; a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node; an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node; the first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode, a bulk region electrode connected to the common bulk node, and a gate electrode; and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode, a bulk region electrode connected to the common bulk node, and a gate electrode.Type: GrantFiled: February 8, 2010Date of Patent: October 9, 2012Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Ernes Ho, Umer Khan, Hengyang James Lin
-
Patent number: 8279653Abstract: A magnetic shift register memory in stack structure includes magnetic shift registering layers for forming an unit of stack structure. Each registering layer has multiple magnetic domains and each domain has a magnetization direction corresponding to a stored data. The two adjacent magnetic shift registering layers respectively have an upper magnetic domain and a lower magnetic domain forming a coupling region. By a coupling structure, the lower magnetic domain and the upper magnetic domain have the same stored data. A driving current unit is coupled to the magnetic shift registering layers for respectively providing a driving current in a predetermined direction to the magnetic shift registering layers. As a result, the stored data in the magnetic domains of the magnetic shift registering layers is shifted in a direction from a foremost registering layer to a last registering layer of the magnetic shift registering layers via the coupling structure.Type: GrantFiled: September 24, 2009Date of Patent: October 2, 2012Assignee: Industrial Technology Research InstituteInventors: Ching-Hsiang Tsai, Chien-Chung Hung
-
Patent number: 8274810Abstract: A semiconductor memory device including a transistor having a vertical channel structure is provided. The device includes a first sub memory cell array including a first memory cell connected to a first bit lines and including a transistor having a vertical channel structure, a second sub memory cell array including a second memory cell connected to a first inverted bit lines and including a transistor having a vertical channel structure, and a plurality of precharge blocks. In addition, first and second precharge blocks are disposed at first and second sides of the first bit line and precharge the first bit line, and third and fourth precharge blocks are disposed at first and second sides of the first inverted bit line and precharge the first inverted bit line.Type: GrantFiled: November 29, 2010Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Duk-Ha Park, Ki-Whan Song, Jin-Young Kim
-
Patent number: 8270240Abstract: An OTP memory array includes a bit line coupled to a plurality of memory banks. Each memory bank includes a plurality of memory cells, a footer, and a bias device, and is associated with a current mirror. When a memory cell is activated (e.g., for reading) the memory bank including the activated memory cell is referred to as an activated memory bank and other banks are referred to as deactivated memory banks. A current tracking device serves to compensate for bit line leakage current in deactivated memory cells in the activated memory bank. Further, footers and bias devices in deactivated memory banks and associated current mirrors are configured to reduce/eliminate bit line current leakage through deactivated memory cells in deactivated memory banks.Type: GrantFiled: May 20, 2010Date of Patent: September 18, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sung-Chieh Lin, Kuoyuan (Peter) Hsu, Jiann-Tseng Huang, We-Li Liao
-
Patent number: 8254174Abstract: Methods for programming memory devices, a memory device, and memory systems are provided. According to at least one such method, bit lines a memory segment are read at substantially the same time by coupling a selected memory segment, and at some of the data lines of any intervening segments, to respective data caches. The bit lines of the unselected memory segments that are not used to couple the selected segment to the data caches can be coupled to their respective source lines. Other methods, devices, and systems are also provided.Type: GrantFiled: February 4, 2009Date of Patent: August 28, 2012Assignee: Micron Technology, Inc.Inventor: Tomoharu Tanaka
-
Patent number: 8248838Abstract: A semiconductor device includes a comparison unit for comparing a resistance value of a memory element selectively connected to an input terminal with a resistance value of a reference resistance, and a resistance reference unit capable of selecting one of a plurality of resistance values and capable of being selectively connected to the input terminal.Type: GrantFiled: December 2, 2009Date of Patent: August 21, 2012Assignee: Elpida Memory, Inc.Inventor: Yasuko Tonomura
-
Patent number: 8243502Abstract: A nonvolatile latch circuit includes: a latch circuit; a first magnetoresistance element and a second magnetoresistance element; and a current supply portion. The latch circuit temporarily holds data. Each of the first magnetoresistance element and the second magnetoresistance element includes a first magnetic layer and a second magnetic layer that are stacked with an insulating film sandwiched therebetween. The current supply portion complementarily changes magnetization states of the first magnetoresistance element and the second magnetoresistance element based on a state of the latch circuit. The first magnetic layer of the first magnetoresistance element and the first magnetic layer of the second magnetoresistance element are series-connected to each other in. The latch circuit has a function that brings data corresponding to the magnetization states to data held by the latch circuit.Type: GrantFiled: November 19, 2008Date of Patent: August 14, 2012Assignee: NEC CorporationInventors: Noboru Sakimura, Tadahiko Sugibayashi, Ryusuke Nebashi
-
Patent number: 8243514Abstract: Methods of operating a multi-level non-volatile memory device can include accessing data, stored in the device, which is associated with read voltages and modifying the read voltages applied to a plurality of multi-level non-volatile memory cells to discriminate between states stored by the cells in response to a read operation to the multi-level non-volatile memory device. Related devices and systems are also disclosed.Type: GrantFiled: April 7, 2011Date of Patent: August 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong Gu Kang, Seungjae Lee, Donghyuk Chae
-
Patent number: 8238154Abstract: A nonvolatile semiconductor memory includes a memory cell array, bit lines, a first voltage generator, and a second voltage generator. The memory cell array includes memory cells. The bit lines each of which is connected electrically to one end of the current path of the corresponding one of the memory cells. The first voltage generator which is capable of supplying via a first output terminal to the bit lines a first voltage externally supplied or a third voltage which is obtained by stepping down a second voltage supplied and higher than the first voltage and which is as high as the first voltage. The second voltage generator which is capable of supplying a fourth voltage obtained by stepping down the second voltage to the bit lines via a second output terminal when the first voltage generator steps down the second voltage to generate the third voltage.Type: GrantFiled: September 2, 2009Date of Patent: August 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Mario Sako, Jun Fujimoto, Noriyasu Kumazaki, Yasuhiko Honda, Yoshihiko Kamata
-
Patent number: 8228747Abstract: Provided is a delay adjustment device that contributes to downsizing the circuit that adjusts a flight time. The delay adjustment device is connected to a memory, and adjusts a timing to retrieve data with a data signal and a data strobe signal output from the memory. The delay adjustment device includes a data retrieve unit that receives the data signal and the data strobe signal, and outputs a data value of the data signal in accordance with the data strobe signal; and a control unit that issues a read command to the memory, calculates a flight time, and controls a valid period of the data strobe signal based on the flight time.Type: GrantFiled: November 2, 2009Date of Patent: July 24, 2012Assignee: Renesas Electronics CorporationInventor: Satoshi Onishi
-
Patent number: 8223555Abstract: Methods for multiple level program verify, memory devices, and memory systems are provided. In one such method, a series of programming pulses are applied to a memory cell to be programmed. A program verify pulse, at an initial program verify voltage, is applied to the memory cell after each programming pulse. The initial program verify voltage is a verify voltage that has been increased by a quick charge loss voltage. The quick charge loss voltage is subtracted from the initial program verify voltage after either a programming pulse has reached a certain reference voltage or a quantity of programming pulses has reached a pulse count threshold.Type: GrantFiled: May 7, 2009Date of Patent: July 17, 2012Assignee: Micron Technology, Inc.Inventors: Taehoon Kim, Deping He, Jeffrey Alan Kessenich
-
Patent number: 8218377Abstract: A fail-safe level shifter switching with high speed and operational for a wide range of voltage supply includes a cascode module, and one or more speed enhancer modules. The cascode module receives one or more input logic signal for generating a plurality of output signals with a reduced switching time. The speed enhancer modules are coupled to the cascode module for facilitating faster charging and discharging of nodes of the cascode module and improving the robustness and operating voltage range of cascode module.Type: GrantFiled: May 12, 2009Date of Patent: July 10, 2012Assignee: STMicroelectronics Pvt. Ltd.Inventors: Amit Tandon, Promod Kumar, Abhishek Lal