Patents Examined by Tu Tu V Ho
-
Patent number: 11776906Abstract: Disclosed is a semiconductor device comprising a substrate, a first dielectric layer on the substrate, a first lower conductive line in the first dielectric layer, an etch stop layer on the first dielectric layer, a via-structure that penetrates the etch stop layer and connects to the first lower conductive line, a second dielectric layer on the etch stop layer, and an upper conductive line that penetrates the second dielectric layer and connects to the via-structure. The first dielectric layer includes a dielectric pattern at a level higher than a top surface of the first lower conductive line. The upper conductive line is in contact with a top surface of the etch stop layer. The etch stop layer has at an upper portion a rounded surface in contact with the via-structure.Type: GrantFiled: September 21, 2021Date of Patent: October 3, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jangho Lee, Jongmin Baek, Wookyung You, Kyu-Hee Han, Suhyun Bark
-
Patent number: 11776902Abstract: A semiconductor device includes a semiconductor substrate, a trench capacitor arranged on the semiconductor substrate, a first wiring layer, a second wiring layer, a first TSV penetrating the semiconductor substrate outside the trench capacitor, a second TSV penetrating the semiconductor substrate outside the trench capacitor, a first connecting terminal connected to the first TSV, a second connecting terminal connected to the first TSV, a third connecting terminal connected to the second TSV, and a fourth connecting terminal connected to the second TSV. A plurality of connecting terminals including the first through fourth connecting terminals are arranged dispersively over an entire area of the first wiring layer and the second wiring layer of the semiconductor device, thereby stabilizing voltage supplied to an image unit and achieving a stable image signal.Type: GrantFiled: July 14, 2021Date of Patent: October 3, 2023Assignee: Olympus CorporationInventors: Katsumi Hosogai, Satoru Adachi, Takatoshi Igarashi, Satoshi Nasuno
-
Patent number: 11769723Abstract: A monolithic three-dimensional (3D) integrated circuit (IC) device includes a lower tier including a lower tier cell and an upper tier arranged over the lower tier. The upper tier has a first upper tier cell and a second upper tier cell separated by a predetermined lateral space. A monolithic inter-tier via (MIV) extends from the lower tier through the predetermined lateral space, and the MIV has a first end electrically connected to the lower tier cell and a second end electrically connected to the first upper tier cell.Type: GrantFiled: April 22, 2021Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Kam-Tou Sio, Wei-Cheng Lin, Wei-An Lai
-
Patent number: 11768989Abstract: A method of designing a semiconductor device including the operations of analyzing a vertical abutment between a first standard cell block and a second cell block and, if a mismatch is identified between the first standard cell block and the second cell block initiating the selection of a first modified cell block that reduces the mismatch and a spacing between the first modified cell block and the second cell block, the first modified cell block comprising a first abutment region having a continuous active region arranged along a first axis parallel to an edge of the vertical abutment, and replacing the first standard cell block with the first modified cell block to obtain a first modified layout design and devices manufactured according to the method.Type: GrantFiled: December 21, 2021Date of Patent: September 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chi-Yu Lu, Hui-Zhong Zhuang, Pin-Dai Sue, Yi-Hsin Ko, Li-Chun Tien
-
Patent number: 11770937Abstract: A magnetic memory device includes a substrate including a cell region and a peripheral circuit region, lower contact plugs on the cell region, data storage structures on the lower contact plugs, and a peripheral interconnection structure on the peripheral circuit region. The peripheral interconnection structure includes a line portion extending in a direction parallel to a top surface of the substrate, and contact portions extending from the line portion toward the substrate. A height of each of the contact portions is less than a height of each of the lower contact plugs.Type: GrantFiled: August 30, 2021Date of Patent: September 26, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Na Cho, Bok-Yeon Won, Oik Kwon
-
Patent number: 11764336Abstract: A semiconductor light emitting device includes a plurality of light emitting structures, an isolation layer covering side surfaces of the plurality of light emitting structures and insulating the plurality of light emitting structures from one another, a partition layer formed on the isolation layer, a first protective layer covering top surfaces of the plurality of light emitting structures and side walls of the partition layer, a reflective layer covering the first protective layer and disposed on the side walls of the partition layer, and a second protective layer covering the reflective layer.Type: GrantFiled: July 26, 2021Date of Patent: September 19, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung Hyun Sim, Yong Il Kim, Ha Nul Yoo, Ji Hye Yeon, Jun Bu Youn, Ji Hoon Yun, Su Hyun Jo
-
Patent number: 11764219Abstract: Embodiments disclosed herein include a semiconductor device. In an embodiment, the semiconductor device comprises a substrate, and a cell on the substrate. In an embodiment, the cell comprises a plurality of transistors over the substrate, and a first metal layer over the plurality of transistors. In an embodiment, the first metal layer comprises a first power line, wherein a width of the first power line is entirely within the cell, a second power line, wherein a width of the second power line is entirely within the cell, and a plurality of signal lines between the first power line and the second power line.Type: GrantFiled: December 2, 2019Date of Patent: September 19, 2023Assignee: Intel CorporationInventors: Harshitha Vishwanath, Renukprasad Hiremath, Sukru Yemenicioglu, Ranjith Kumar, Ruth Amy Brain
-
Patent number: 11764260Abstract: A dielectric and isolation lower fin material is described that is useful for fin-based electronics. In some examples, a dielectric layer is on first and second sidewalls of a lower fin. The dielectric layer has a first upper end portion laterally adjacent to the first sidewall of the lower fin and a second upper end portion laterally adjacent to the second sidewall of the lower fin. An isolation material is laterally adjacent to the dielectric layer directly on the first and second sidewalls of the lower fin and a gate electrode is over a top of and laterally adjacent to sidewalls of an upper fin. The gate electrode is over the first and second upper end portions of the dielectric layer and the isolation material.Type: GrantFiled: October 4, 2021Date of Patent: September 19, 2023Assignee: Tahoe Research, Ltd.Inventors: Walid M. Hafez, Chia-Hong Jan
-
Patent number: 11764163Abstract: Provided are a semiconductor encapsulation structure and an encapsulation method. The structure includes a circuit board, which includes at least one electromagnetic shield area and a non-electromagnetic shield area located on one side of the electromagnetic shield area, where the circuit board internally includes a number N of metal line layers stacked in sequence and insulating layers located between adjacent metal line layers; a non-shield module and a shield module, where the non-shield module is located within the non-electromagnetic shield area, and the shield module is located within the electromagnetic shield area; a thin film encapsulation layer, located on a side of the circuit board adjacent to the first surface, where the thin film encapsulation layer covers the non-electromagnetic shield area and the electromagnetic shield area; an electromagnetic shield structure, which covers the electromagnetic shield area and forms the closed space with the circuit board.Type: GrantFiled: July 20, 2021Date of Patent: September 19, 2023Assignee: LUXSHARE ELECTRONIC TECHNOLOGY (KUNSHAN) LTD.Inventors: Xiaolei Zhou, Peng Liu, Wenbin Kang
-
Patent number: 11764151Abstract: An electronic chip includes a shared strip with first and second spaced apart portions extending along a direction of elongation and an intermediate connecting portion extending between the first and second portions. The second portion is connected to a pad that has a greater surface area than the second portion. The first portion is formed by a first plurality of metallic strips. Metallic strips of the first plurality of metallic strips that are adjacent and side by side are separated by a distance smaller than a width of those metallic strips. The second portion is formed by a second plurality of metallic strips. Metallic strips of the second plurality of metallic strips that are adjacent and side by side are separated by a distance smaller than a width of those metallic strips.Type: GrantFiled: January 20, 2022Date of Patent: September 19, 2023Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Grenoble 2) SASInventors: Samuel Boscher, Yann Rebours, Michel Cuenca
-
Patent number: 11756887Abstract: A semiconductor structure with one or more backside metal layers that include a plurality of portions of a floating metal layer separated by dielectric material from one or more power and ground lines in the backside metal layer. The height of each of the plurality of portions of the floating metal layer in each of the one or more backside metal layers and the distance between adjacent portions of the plurality of portions of the floating metal layer in each of the one or more backside metal layer correlates to the capacitance of each of the one or more backside metal layers.Type: GrantFiled: June 22, 2021Date of Patent: September 12, 2023Assignee: International Business Machines CorporationInventors: Nicholas Anthony Lanzillo, Hosadurga Shobha, Huai Huang, Lawrence A. Clevenger
-
Patent number: 11756881Abstract: A semiconductor device includes: a first substrate; a multilayer wiring layer formed on the first substrate; a first inductor formed into a meander shape on the multilayer wiring layer in a plan view; and a second inductor formed into a meander shape on the multilayer wiring layer in a plain view, and arranged so as to be close to the first inductor in a plan view and not to overlap with the first inductor. A transformer is configured by the first inductor and the second inductor and, in a plan view, the first inductor and the second inductor extend along a first direction in which one side of the first substrate extends.Type: GrantFiled: April 15, 2021Date of Patent: September 12, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Shinichi Uchida, Yasutaka Nakashiba, Shinichi Kuwabara
-
Patent number: 11749651Abstract: A semiconductor package includes a first chip package including a plurality of first semiconductor dies and a first insulating encapsulant, a second semiconductor die, a third semiconductor die, and a second insulating encapsulant. The plurality of first semiconductor dies are electrically connected to each other, and the first insulating encapsulant encapsulates the plurality of first semiconductor dies. The second semiconductor die and the third semiconductor die are electrically communicated to each other by connecting to the first chip package, wherein the first chip package is stacked on the second semiconductor die and the third semiconductor die. The second insulating encapsulant encapsulates the first chip package, the second semiconductor die, and the third semiconductor die.Type: GrantFiled: July 19, 2021Date of Patent: September 5, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jie Chen, Hsien-Wei Chen
-
Patent number: 11742304Abstract: A multi-cell transistor includes a semiconductor structure, a plurality of unit cell transistors that are electrically connected in parallel, each unit cell transistor extending in a first direction in the semiconductor structure, wherein the unit cell transistors are spaced apart from each other along a second direction, and an isolation structure that is positioned between a first group of the unit cell transistors and a second group of the unit cell transistors and that extends above the semiconductor structure.Type: GrantFiled: July 19, 2021Date of Patent: August 29, 2023Assignee: Wolfspeed, Inc.Inventors: Frank Trang, Qianli Mu, Haedong Jang, Zulhazmi Mokhti
-
Patent number: 11744084Abstract: A semiconductor device includes a semiconductor substrate, a gate structure, a source region, a drain region, an interconnect structure, a memory cell and a conductive via. The semiconductor substrate has a first side and a second side opposite to the first side. The gate structure is disposed over the first side of the semiconductor substrate. The source region and the drain region are disposed in the semiconductor substrate aside the gate structure. The interconnect structure is disposed over the first side of the semiconductor substrate and electrically connected to the source region. The memory cell is disposed over the second side of the semiconductor substrate and electrically connected to the drain region. The conductive via is disposed in the semiconductor substrate between the drain region and the memory cell and electrically connects the drain region and the memory cell.Type: GrantFiled: June 30, 2021Date of Patent: August 29, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiang-Ku Shen, Liang-Wei Wang, Dian-Hau Chen, Yen-Ming Chen
-
Patent number: 11734597Abstract: Techniques facilitating frequency allocation in multi-qubit circuits are provided. In one example, a computer-implemented method comprises determining, by a device operatively coupled to a processor, an estimated fabrication yield associated with respective qubit chip configurations by conducting simulations of the respective qubit chip configurations at respective frequency offsets; and selecting, by the device, a qubit chip configuration from among the respective qubit chip configurations based on the estimated fabrication yield associated with the respective qubit chip configurations.Type: GrantFiled: April 26, 2021Date of Patent: August 22, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jared Barney Hertzberg, Sami Rosenblatt, Easwar Magesan, John Aaron Smolin
-
Patent number: 11735516Abstract: An array of metal-oxide-metal (MOM) capacitors formed in an integrated circuit (IC) structure may be used for evaluating misalignments between patterned layers of the IC structure. The array of MOM capacitors may be formed in a selected set of patterned layers, e.g., a via layer formed between a pair of metal interconnect layers. The MOM capacitors may be programmed with different patterned layer alignments (e.g., built in to photomasks or reticles used to form the patterned layers) to define an array of different alignments. When the MOM capacitors are formed on the wafer, the actual patterned layer alignments capacitors may differ from the programmed layer alignments due a process-related misalignment. The MOM capacitors may be subjected to electrical testing to identify this process-related misalignment, which may be used for initiating a correcting action, e.g., adjusting a manufacturing process or discarding misaligned IC structures or devices.Type: GrantFiled: May 3, 2021Date of Patent: August 22, 2023Assignee: Microchip Technology IncorporatedInventors: Yaojian Leng, Justin Sato
-
Patent number: 11730048Abstract: A device includes: (1) a substrate; (2) a patterning coating covering at least a portion of the substrate, the patterning coating including a first region and a second region; and (3) a conductive coating covering the second region of the patterning coating, wherein the first region has a first initial sticking probability for a material of the conductive coating, the second region has a second initial sticking probability for the material of the conductive coating, and the second initial sticking probability is different from the first initial sticking probability.Type: GrantFiled: May 12, 2021Date of Patent: August 15, 2023Assignee: OTI Lumionic Inc.Inventors: Michael Helander, Zhibin Wang, Jacky Qiu
-
Patent number: 11715733Abstract: An integrated circuit (IC) device includes a substrate, and a cell over the substrate. The cell includes at least one active region and at least one gate region extending across the at least one active region. The cell further includes at least one input/output (IO) pattern configured to electrically couple one or more of the at least one active region and the at least one gate region to external circuitry outside the cell. The at least one IO pattern extends obliquely to both the at least one active region and the at least one gate region.Type: GrantFiled: May 6, 2021Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Ren Chen, Cheng-Yu Lin, Hui-Zhong Zhuang, Yung-Chen Chien, Jerry Chang Jui Kao, Huang-Yu Chen, Chung-Hsing Wang
-
Patent number: 11715027Abstract: A method of performing simultaneous entangling gate operations in a trapped-ion quantum computer includes selecting a gate duration value and a detuning frequency of pulses to be individually applied to a plurality of participating ions in a chain of trapped ions to simultaneously entangle a plurality of pairs of ions among the plurality of participating ions by one or more predetermined values of entanglement interaction, determining amplitudes of the pulses, based on the selected gate duration value, the selected detuning frequency, and the frequencies of the motional modes of the chain of trapped ions, generating the pulses having the determined amplitudes, and applying the generated pulses to the plurality of participating ions for the selected gate duration value. Each of the trapped ions in the chain has two frequency-separated states defining a qubit, and motional modes of the chain of trapped ions each have a distinct frequency.Type: GrantFiled: May 17, 2022Date of Patent: August 1, 2023Assignee: IONQ, INC.Inventors: Yunseong Nam, Reinhold Blumel, Nikodem Grzesiak