Patents Examined by Tuan Lam
-
Patent number: 8233582Abstract: A circuit may include a source of electrical energy and a plurality of current loads. Each load may be of a different amount. For each current load, a resistance may be in series between the source and the current load. The resistance may be weighted inversely proportional to the amount of the current load with respect to the other resistances. For each resistance, an integrator may generate an integrated output representative of an integration of the current traveling through the resistance. A summer may generate a summed output which is representative of the sum of each of the integrated outputs, weighted inversely proportional to the resistance that is associated with the integrated output.Type: GrantFiled: December 3, 2010Date of Patent: July 31, 2012Assignee: Linear Technology CorporationInventor: Christoph Sebastian Schwoerer
-
Patent number: 8072244Abstract: The present invention relates to a current sensing amplifier and a method thereof. The current sensing amplifier comprises a first current path, a second current path, a first capacitor, a second capacitor and a latch circuit. When a first current and a second current flow in the first current path and the second current path respectively, the first and second capacitor may be charged by the first current and the second current. The first capacitor and the second capacitor may couple the charged voltage to the transistors in the first current path and the second current path when the first and second current path are cut off so as to cancel the effect of offset voltage of the transistors generated during the manufacturing process.Type: GrantFiled: August 31, 2010Date of Patent: December 6, 2011Assignee: National Tsing Hua UniversityInventors: Chia-Chi Liu, Shin-Jang Shen, Meng-Fan Chang
-
Patent number: 8040156Abstract: Provided are a lock detection circuit and a lock detecting method. The lock detection circuit includes two delay devices, four flip-flops and two logic gates, and can accurately detect a lock state of a phase locked loop (PLL) circuit. Therefore, the lock detection circuit can be implemented in a simple structure, and as a result, the lock detection circuit can be compact in size and can consume less electric power. Also, the lock detecting method enables lock detection process to be simpler, so that a lock state can be detected within a short time period.Type: GrantFiled: May 14, 2009Date of Patent: October 18, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Hui Dong Lee, Kwi Dong Kim, Jong Kee Kwon
-
Patent number: 8027426Abstract: An exemplary shift register includes a plurality of transistors. The transistors are subjected to the control of a start pulse signal, a first clock signal and a second clock signal to generate a gate driving signal. The first clock signal and the second clock signal are phase-inverted with respect to each other. A logic low level of the first clock signal and another logic low level of the second clock signal are different from each other. Moreover, the transistors are negative threshold voltage transistors. A potential at the gate of the each of the transistors is lower than another potential at the source/drain of the transistor at the situation of the transistor being switched-off state.Type: GrantFiled: July 15, 2010Date of Patent: September 27, 2011Assignee: Au Optronics Corp.Inventors: Yu-Chung Yang, Kuo-Chang Su, Yung-Chih Chen, Chun-Hsin Liu
-
Patent number: 8027425Abstract: The disclosed embodiments relate to an asynchronous down counter, which can be loaded with any value N and then decrement exactly N times. The counter comprises an array of cells, wherein each cell is configured to hold a digit in a redundant base-k representation of a number contained in the array of cells. Each cell further comprises a finite state machine that defines state transitions between states, where these states are held on wires and state transitions are synchronized between neighboring cells. Each cell is further configured to asynchronously borrow, if possible, from a more significant adjacent cell to increase a value of a digit in the cell. This asynchronous borrowing improves performance by ensuring that a decrement operation, which decrements a digit in a least significant cell in the array, will borrow from an adjacent more significant cell, without having to wait for the completion of a rippling sequence of borrows from more significant cells.Type: GrantFiled: April 1, 2010Date of Patent: September 27, 2011Assignee: Oracle America, Inc.Inventors: Josephus C. Ebergen, Adam Megacz
-
Patent number: 8023612Abstract: Disclosed are, inter alia, methods, apparatus, computer-storage media, mechanisms, and means associated with a shift register with a dynamic entry point, which may particularly useful for aligning skewed data. The dynamic entry shift register typically includes a series of storage elements, with multiplexers distributed between the storage elements. Each of the multiplexers is configured to select between: (a) the output signal of a previous storage element, and (b) the input signal. A control is configured to configure the multiplexers for a data signal applied as the input signal to induce an appropriate delay of the data signal as the output signal. The dynamic entry shift register can be scaled to accommodate a longer delay while still using only 2:1 multiplexers between stages in the dynamic entry shift register(s).Type: GrantFiled: September 25, 2008Date of Patent: September 20, 2011Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Rose, Matthew Todd Lawson
-
Patent number: 8023614Abstract: A counting circuit includes first to fifth flip-flops (FFs) and a logic operation unit. Each of the first to fourth FFs has an initial value based on a preset control signal input through a 4-bit set terminal and outputs a signal according to a clock signal. The fifth FF is coupled to the output terminal of the fourth FF and is configured to output the output signal of the fourth FF synchronously with the clock signal. The logic operation unit logically combines the output signals of the second to fourth FFs and outputs first and second counting signals.Type: GrantFiled: July 19, 2010Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventors: Mi Sun Yoon, Chul Woo Yang, Sang Oh Lim
-
Patent number: 8023611Abstract: The present invention relates to a shift register having a plurality of stages electrically coupled to each other in series. Each stage includes a first and second TFT transistor. The first TFT transistor has a get electrically coupled to the output of the immediately prior stage, a drain electrically coupled to the boost point of the stage, and a source configured to receive one of the first and second control signals. The second TFT transistor has a get electrically coupled to the output of the immediately next stage, a drain and a source electrically coupled the drain and the source of the first transistor, respectively.Type: GrantFiled: May 11, 2010Date of Patent: September 20, 2011Assignee: Au Optronics CorporationInventors: Ching-Huan Lin, Sheng-Chao Liu, Kuan-Chun Huang, Chih-Hung Shih
-
Patent number: 8014488Abstract: A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.Type: GrantFiled: December 28, 2007Date of Patent: September 6, 2011Assignee: LG Display Co., Ltd.Inventor: Yong Ho Jang
-
Patent number: 8013652Abstract: In a case where two constant envelope signals corresponding to an input signal are generated through analog signal processing, variation in detection sensitivities of amplitudes of those signals is suppressed. At least one of a mixer (24) for detecting an amplitude of a first intermediate signal S1 and a mixer (26) for detecting an amplitude of a second intermediate signal S2 detects an amplitude of a given reference signal, and sampling hold circuits (36, 38) hold a voltage related to those amplitudes. Then, detection sensitivities of the mixer (24, 26) are corrected based on the held voltage.Type: GrantFiled: December 25, 2008Date of Patent: September 6, 2011Assignee: Kyocera CorporationInventor: Akira Nagayama
-
Patent number: 8014811Abstract: A communication system includes: an RF/IF/BB unit (21) for receiving, in a mobile station device (20), a transmission signal from a base station device; a received power calculation unit (221) for obtaining received power thereof; a communication rate modification unit (23) for changing a communication rate by changing a modulation scheme used by the base station device to modulate the transmission signal in a predetermined case; and a communication rate increase limit unit (27) for limiting the communication rate to be increased by the communication rate modification unit (23), according to received power required for the mobile station device (20) to demodulate the transmission signal and according to the received power obtained when receiving the transmission signal after the communication rate is changed by the communication rate modification unit (23) and predicted based on the received power obtained by the received power calculation unit (221) and based on a decrease amount of a transmission power of aType: GrantFiled: May 11, 2007Date of Patent: September 6, 2011Assignee: Kyocera CorporationInventors: Toru Sahara, Shinobu Fujimoto
-
Patent number: 8014487Abstract: A counter circuit and method of controlling such a counter circuit, including a first counting section that counts in accordance with a state-cycle, and a second counting section clocked by the first counting section. At least one invalid counting state is introduced by controlling the second counting section to change its state before the first counting section has completed the state-cycle; and the invalid counting state is then detected and corrected. Thereby, some redundancy is introduced in the counter, which can be used to detect and correct incomplete switching of counter states.Type: GrantFiled: April 8, 2008Date of Patent: September 6, 2011Assignee: NXP B.V.Inventor: Remco C. H. Van De Beek
-
Patent number: 8008949Abstract: A clock selector operative on two clocks operating on different domains and responsive to a SELECT input provides a transition from a first clock to a second clock, and from a second clock to a first clock with a dead zone therebetween. The delay is provided by a doublet register having a first register coupled to a second register, the two registers operative on one of the clock domains. Additionally, a clock selector is operative on two clocks which are each accompanied by a clock availability signal where the state machine provides a variety of states to create a dead zone between selections, and to bring the state machine to a known state until a clock signal is again available.Type: GrantFiled: September 11, 2010Date of Patent: August 30, 2011Assignee: Redpine Signals, Inc.Inventor: Subba Reddy Kallam
-
Patent number: 8000432Abstract: A shift register includes a first flip-flop group composed of a plurality of cascaded first flip-flops, each first flip-flop having a first master latch and a first slave latch and having first and second transmission paths for transmitting a master clock and a slave clock, a second flip-flop group composed of a plurality of cascaded second flip-flops, each second flip-flop having a second master latch and a second slave latch which are each composed of a transistor with a relatively small transistor size and having a third transmission path connected to the first transmission path and a fourth transmission path connected to the second transmission path, and a transfer portion configured to transfer pieces of data held in the second flip-flops to one of the first master latches and the first slave latches of the first flip-flops.Type: GrantFiled: July 22, 2009Date of Patent: August 16, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hitoshi Iwai
-
Patent number: 7990190Abstract: A power-on reset circuit includes a charge-up circuit to charge a first capacitor after power is on, a first NOR circuit connected to an output terminal of the charge-up circuit and receive a power-on reset signal output from an output terminal of the power-on reset circuit, a first inverter connected to the first NOR circuit, a second capacitor connected between an input terminal of the first NOR circuit and an output terminal of the first inverter, a counter configured to count a clock, a clock selector configured to select whether to output or inhibit a clock signal based on an output signal from the counter, and a second inverter connected to the output terminal of the counter to output the power-on reset signal.Type: GrantFiled: July 14, 2010Date of Patent: August 2, 2011Assignee: Ricoh Company, Ltd.Inventors: Hanae Kaidoh, Kazuyuki Tanaka
-
Patent number: 7991104Abstract: A modular Gray code counter of arbitrary bit length having identical Gray code counter cells in every bit position. Each cell comprises a Toggle Flop and logic which triggers the Toggle Flop and sets the state of the Gray code counter cell. The two outputs of a cell feed two inputs of the next more significant cell. A parity flip-flop provides odd parity, and as a third input to the cell together with the other two inputs determines the state of the cell.Type: GrantFiled: May 6, 2010Date of Patent: August 2, 2011Assignee: Dialog Semiconductor GmbHInventor: Nir Dahan
-
Patent number: 7986761Abstract: An exemplary shift register (20) includes shift register units (S1˜Sn). The shift register units receive a clock signal and an inverse clock signal and output a plurality of shift register signals in sequence. An output of previous adjacent one of the shift register units is an input of the shift register unit.Type: GrantFiled: December 27, 2007Date of Patent: July 26, 2011Assignees: Innocom Technology (Shenzhen) Co., Ltd., Chimel Innolux CorporationInventors: Man-Fai Ieong, Sz-Hsiao Chen
-
Patent number: 7983379Abstract: An exemplary shift register (20) includes a plurality of shift register units (200). The shift register units receive a clock signal and an inverse clock signal and output a plurality of shift register signals in sequence. The outputs waveforms of pre-stage shift register unit and the rear-stage shift register unit have no overlapping signals.Type: GrantFiled: December 24, 2007Date of Patent: July 19, 2011Assignees: Innocom Technology (Shenzhen) Co., Ltd., Chimei Innolux CorporationInventors: Man-Fai Ieong, Sz-Hsiao Chen
-
Patent number: 7983645Abstract: The invention relates to a method for radio reception using a plurality of antennas and to a receiver for radio transmission using a plurality of antennas. In a receiver for radio transmission with multiple antennas of the invention, 3 antennas are connected to the input ports of a device for transmission which transmits the electrical signals stemming from the 3 antennas to the input terminals of a multiple-input-port and multiple-output-port amplifier having 3 input ports and 3 output ports. Each output port of the multiple-input-port and multiple-output-port amplifier is connected to the input of an analog processing and conversion circuit which outputs digital signals. The output of each analog processing and conversion circuit is connected to an input of a multiple-input signal processing device, whose output is connected to the destination.Type: GrantFiled: June 5, 2007Date of Patent: July 19, 2011Assignee: Excem SASInventors: Frédéric Broyde, Evelyne Clavelier
-
Patent number: 7978809Abstract: A shift register includes a plurality of shift register units each including an input circuit, a pull-up circuit and a pull-down circuit. The shift register unit receives an input voltage at an input end and provides an output voltage at an output end. The input circuit controls the signal transmission path between a first clock signal and a first node according to the input voltage. The pull-up circuit controls the signal transmission path between a second clock signal and the output end according to the level of the first node. The pull-down circuit includes a pull-down unit and a control unit. The pull-down unit maintains the level of the first node or the output end according to the level of the second node. The control unit maintains the level of the second node according to the first clock signal, the second clock signal and the level of the first node.Type: GrantFiled: September 24, 2009Date of Patent: July 12, 2011Assignee: AU Optronics Corp.Inventor: Wei-Jen Lai