Patents Examined by Vincent N. Trans
-
Patent number: 5818738Abstract: A method for testing the authenticity of data carriers having integrated circuits, memory and logic means to determine physical properties of each circuit that are distinctive of this circuit and use them to obtain data characteristic of each circuit. According to the present invention, one preferably evaluates the different programming times of the memory cells of an E.sup.2 PROM memory, an evaluation which can be determined by various methods and processed as distinctive characteristics. Other individual properties that can be utilized are, for example, distinctive features of a memory input.Type: GrantFiled: June 30, 1989Date of Patent: October 6, 1998Assignee: Gao Gesellschaft fur Automation und Organisation MGHInventor: Wolfgang Effing
-
Patent number: 5818729Abstract: A system and method for placement of elements within an integrated circuit design using a spanning tree model and a quadratic optimization based placement. The system utilizes a conjugate-gradient quadratic formula based placement system (e.g., GORDIAN) which inputs an integrated circuit design in a netlist form and generates a connectivity matrix for each multi-pin net within the design. The quadratic placement system performs global optimization using a conjugate gradient solution to minimize wire lengths of cells in nets. Partitioning is also performed. The system and method herein utilizes a clique model of a multi-pin net to generate first connectivity matrices for the multi-pin nets which are run through the global optimization processes. This first run provides a rough placement of the elements of the multi-pin nets.Type: GrantFiled: May 23, 1996Date of Patent: October 6, 1998Assignee: Synopsys, Inc.Inventors: Chi-Hung Wang, Dwight D. Hill
-
Patent number: 5819064Abstract: A new class of purpose computers called Programmable Reduced Instruction Set Computers (PRISC) use RISC techniques a basis for operation. In addition to the conventional RISC instructions, PRISC computers provide hardware programmable resources which can be configured optimally for a given user application. A given user application is compiled using a PRISC compiler which recognizes and evaluates complex instructions into a Boolean expression which is assigned an identifier and stored in conventional memory. The recognition of instructions which may be programmed in hardware is achieved through a combination of bit width analysis and instruction optimization. During execution of the user application on the PRISC computer, the stored expressions are loaded as needed into a programmable functional unit. Once loaded, the expressions are executed during a single instruction cycle.Type: GrantFiled: November 8, 1995Date of Patent: October 6, 1998Assignees: President and Fellows of Harvard College, Digital Equipment CorporationInventors: Rahul Razdan, Michael D. Smith
-
Patent number: 5818730Abstract: A structure and method are provided for designing the architecture of a routing structure in a programmable logic device that maximizes the number of possible paths for an available diffusion area. The method comprises steps for selecting wire directions for a plurality of wires interconnectible at a unitary diffusion area of an integrated circuit device or portion thereof. The steps of the inventive method result in a highly alternated array of wire directions, including serial sets of four wires composed of four wires extending in four compass directions. In one embodiment of the inventive method, the first two wire directions are repeated from set to set, while the second two wire directions are alternated. A second embodiment with a repeating pattern of 24 wire directions is also disclosed.Type: GrantFiled: December 5, 1996Date of Patent: October 6, 1998Assignee: Xilinx, Inc.Inventor: Steven P. Young
-
Patent number: 5812418Abstract: A cache sub-array method and apparatus for use in microprocessor integrated circuits. A processor unit is disposed within a central region of the microprocessor integrated circuit; a peripheral region is designated as a cache memory array region and surrounds the central region; a predetermined number of cache memory sub-arrays are placed in the peripheral region such that variable size cache memory arrays may be efficiently created. The cache memory sub-arrays contain a fixed fraction of a total cache word. The microprocessor integrated circuit itself has a modular cache memory array of variable size, and includes a central region having a processor unit disposed therein, a peripheral region designated as a cache memory array region surrounding the central region, and a predetermined number of cache memory sub-arrays disposed in the peripheral region such that the cache memory sub-arrays compose a modular cache memory array of variable size.Type: GrantFiled: October 31, 1996Date of Patent: September 22, 1998Assignee: International Business Machines CorporationInventors: George McNeil Lattimore, Robert Paul Masleid, John Stephen Muhich
-
Patent number: 5812414Abstract: A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.Type: GrantFiled: December 19, 1996Date of Patent: September 22, 1998Assignee: Quickturn Design Systems, Inc.Inventors: Michael R. Butts, Jon A. Batcheller
-
Patent number: 5812416Abstract: Methods and systems of automatically generating synthesis scripts and hierarchical flow/connectivity diagrams are provided. The user inputs design constraints, clock characteristics, technology files, and HDL code. The system handles cores, megafunctions, hardmacs, and black boxes appropriately for synthesis. During synthesis, individual modules in the HDL code may change. The system manages these incremental changes by generating incremental scripts which 1) compile, map and model the modules that have been changed and 2) characterize, compile and model the modules that have been changed in the hierarchy under that instance. During the iterative design process, new hierarchical flow diagrams may be generated to understand the full effect of the incremental changes.Type: GrantFiled: July 18, 1996Date of Patent: September 22, 1998Assignee: LSI Logic CorporationInventors: Vilas V. Gupte, Sanjay Adkar
-
Patent number: 5812822Abstract: A redundant computer system including two systems capable of independent operation. The two systems correspondingly employ two independent clock generation and distribution (CGD) units which each issue clock and clock definer signals. When the two systems are split, each system is controlled by the oscillator signal generated by its own CGD unit. When the two systems are merged, one oscillator is designated as master, and its output is employed to derive the clock and definer signals on both sides of the redundant system. Special logic included in each CGD unit ensures that the change from master to slave (or slave to master) operation is performed without error. This special logic includes circuitry which places a temporary hold at a predetermined logic level on the local oscillator signal, which is in use when the switch is made, when the local clock and definer signals are both at the predetermined logic level.Type: GrantFiled: December 19, 1995Date of Patent: September 22, 1998Inventors: David W. Selway, David A. Bowman, Donald R. Kesner, James H. Phillips
-
Patent number: 5805865Abstract: A microcomputer chip is formed with a CPU core, a peripheral circuit, a built-in ROM, and a built-in RAM. An emulation functional chip is formed with an emulation control circuit for controlling the whole process of emulation. First electrode pads formed on the functional surface of the microcomputer chip are electrically interconnected to second electrode pads formed on the functional surface of the emulation functional chip with connecting bumps interposed therebetween. The microcomputer chip and the emulation functional chip are modularized using an insulating resin with the first electrode pads being connected to the second electrode pads.Type: GrantFiled: September 26, 1996Date of Patent: September 8, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadaaki Mimura, Takayuki Yoshida, Ichiro Yamane, Takio Yamashita, Toshio Matsuki, Yoshiaki Kasuga, Hiroaki Fujimoto
-
Patent number: 5802545Abstract: A master clock on a truck maintains vehicle standard time for the purposes of monitoring and recording vehicle performance data throughout the vehicle. Vehicle performance data is stored for a predefined period of time in response to detecting predefined events. Instances of vehicle performance data is time stamped with vehicle standard time. The master vehicle clock can also maintain the local time displayed to the driver. In response to inputs from the driver, the difference between driver local time and vehicle standard time is computed and the updated local time is displayed to the driver.Type: GrantFiled: May 23, 1996Date of Patent: September 1, 1998Assignee: Freightliner CorporationInventor: Cary N. Coverdill
-
Patent number: 5801958Abstract: A technique for hierarchical display of control and dataflow graphs allowing a user to view hierarchically filtered control and dataflow information related to a design. The technique employs information inherent in the design description and information derived from design synthesis to identify "modules" of the design and design hierarchy. The user can specify a level of detail to be displayed for any design element or group of design elements. Any CDFG (control and dataflow graph) object can be "annotated" with a visual attribute or with text to indicate information about the design elements represented by the object. For example, block size, interior color, border color, line thickness, line style, etc., can be used to convey quantitative or qualitative information about a CDFG object. Examples of information which can be used to "annotate" objects include power dissipation, propagation delay, the number of HDL statement represented, circuit area, number of logic gates, etc.Type: GrantFiled: September 10, 1996Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventors: Carlos Dangelo, Daniel Watkins, Doron Mintz
-
Patent number: 5801957Abstract: A method for translating a boolean function into a logic circuit using gates from a standard library is provided. The method includes the steps of translating the boolean function into a network comprising a plurality of sub-trees, where each of the sub-trees represents a portion of the function, and where each sub-tree includes a plurality of representations for that portion of the function. The plurality of representations are stored in an alterative logic diagram, which comprises a plurality of ugates. The ugates are data structures which define the inputs and the connectivity of the respective ugate in the sub-tree. The sub-tree is mapped to gates from the standard library by selecting the best sub-tree representation. Accordingly, an improved method of logic synthesis is provided that allows for the optimal representation to be provided by starting with a wider range of inputs to the mapping process.Type: GrantFiled: November 1, 1995Date of Patent: September 1, 1998Assignee: Digital Equipment CorporationInventors: Eric Lehman, Joel Joseph Grodstein, Heather Harkness, Kolar Kodandapani
-
Patent number: 5801943Abstract: A wide area surveillance system for application to large road networks is described. The system employs smart sensors to identify plural individual vehicles in the network. These vehicles are tracked on an individual basis, and the system derives the behavior of the vehicle. Furthermore, the system derives traffic behavior on a local basis, across roadway links, and in sections of the network. Processing in the system is divided into multiple processing layers, with geographical separation of tasks.Type: GrantFiled: March 6, 1995Date of Patent: September 1, 1998Assignee: Condition Monitoring SystemsInventor: Robert E. Nasburg
-
Patent number: 5798939Abstract: A computer workstation-based interactive tool for assessing the reliability of power systems is disclosed. This tool can be used to determine the effect on the reliability of both substations and bulk generation and transmission systems of system additions, design alternatives, maintenance practices, substation configurations, and spare part policies. Each utility using the present invention is modeled analytically. The model includes load characteristics, demand projections, voltage profiles, energy and operating constraints, operator and automatic responses to the occurrence of contingent events, generating unit dispatch, contingency remedial actions, load shedding practices, demand-side management, and equipment failure modes including planned and unplanned maintenance.Type: GrantFiled: October 14, 1997Date of Patent: August 25, 1998Assignee: ABB Power T&D Company, Inc.Inventors: J. Rafael Ochoa, Robert L. Hirt
-
Patent number: 5796623Abstract: A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.Type: GrantFiled: December 19, 1996Date of Patent: August 18, 1998Assignee: Quickturn Design Systems, Inc.Inventors: Michael R. Butts, Jon A. Batcheller
-
Patent number: 5790836Abstract: Test vector storing means outputs data for simulation at a predetermined transfer speed. A signal processor executes the simulation of a digital signal processing circuit by using the data for simulation and outputs the simulation result. Simulation result storing means stores the simulation result input at a predetermined transfer speed. Simulation program generating means generates a simulation program, in advance, which is executed by the signal processor and has throughput that is coincident with the output speed of data of the test vector storing means. Synchronizing means synchronizes the data transfer of the test vector storing means, the execution speed of the signal processor, and the data transfer of the simulation result storing means.Type: GrantFiled: August 23, 1996Date of Patent: August 4, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masanobu Mizuno
-
Patent number: 5790975Abstract: An onboard navigation system detects a condition that a recognized present position of the vehicle belongs to a map of a peripheral part of a region covered by map data groups recorded on a recording disc. If a changer type driver is used as a player for reproducing map data, the recording disc being played is changed to a new disc in response to the detection of the above described condition. If a single driver is used, identification information of a corresponding disc is displayed. With these features, the disc being played is quickly changed to a required new disc.Type: GrantFiled: May 8, 1997Date of Patent: August 4, 1998Assignee: Pioneer Electronic CorporationInventors: Takashi Kashiwazaki, Morio Araki, Satoshi Odagawa, Atsuhiko Fukushima, Kazuhiro Akiyama
-
Patent number: 5790415Abstract: A process and implementing computer system (13) for optimally sizing elements of an integrated circuit includes determining actual arrival times and required arrival times (403) for processed signals at all nodes within the integrated circuit and determining the slack or difference (405) between arrival and required times for each node. If the actual arrival time for a particular node is after the time required to meet a predetermined design constraint of the node (407), a determination (411) is made regarding the effect of that element on the nodal slack for an incremental increase in the size of that element. Thereafter an element is selected (413) for sizing increase (415) in accordance with a weighting function and the process is repeated until all of the nodes in the integrated circuit have positive slack times (407, 409).Type: GrantFiled: April 10, 1996Date of Patent: August 4, 1998Inventors: Satyamurthy Pullela, Abhijit Dharchoudhury, David T. Blaauw, Tim J. Edwards, Joseph W. Norton
-
Patent number: 5787008Abstract: A process and implementing computer system (13) for optimally sizing elements of an integrated circuit includes determining actual arrival times and required arrival times (403) for processed signals at all nodes within the integrated circuit and determining the slack or difference (405) between arrival and required times for each node. If the actual arrival time for a particular node is after the time required to meet a predetermined design constraint of the node (407), a determination (411) is made regarding the effect of that element on the nodal slack for an incremental increase in the size of that element. Thereafter an element is selected (413) for sizing increase (415) in accordance with a weighting function and the process is repeated until all of the nodes in the integrated circuit have positive slack times (407, 409).Type: GrantFiled: April 10, 1996Date of Patent: July 28, 1998Assignee: Motorola, Inc.Inventors: Satyamurthy Pullela, Abhijit Dharchoudhury, David T. Blaauw, Tim J. Edwards, Joseph W. Norton, Peter R. O'Brien
-
Patent number: 5787007Abstract: A method and apparatus for loading memory within a reconfigurable programmable logic device including configuring the device as a RAM loader circuit, loading the RAM with data and then reconfiguring the device with a circuit utilizing the loaded RAM. The inventive method and apparatus allow use of the RAM as high density functional centers of the desired design immediately upon initialization of the circuit, without wasting valuable time or FPGA resources on a static, non-flexible RAM loader structure.Type: GrantFiled: January 30, 1996Date of Patent: July 28, 1998Assignee: Xilinx, Inc.Inventor: Trevor J. Bauer