Patents by Inventor Andrew Yang
Andrew Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11927634Abstract: A method and a memory device are provided. Data is obtained for a scan operation at an input buffer of a scan kernel in the memory device. The input buffer is adaptable to a first mode and a second mode of the scan kernel. Preprocessing of the data from the input buffer is performed to generate preprocessed data. A different type of preprocessing is performed for the first mode and the second mode. The preprocessed data is filtered to generate a filtered result. The filtered result is provided from the scan kernel to a controller of the memory device.Type: GrantFiled: June 2, 2022Date of Patent: March 12, 2024Assignee: Samsung Electronics Co., LtdInventors: Andrew Chang, Jingchi Yang, Vinit Apte, Brian Luu
-
Patent number: 11922422Abstract: A method of determining fraud includes: receiving a transaction request associated with a first payment transaction between a merchant and a user from a merchant system; generating a first risk score based on the transaction request and a first set pot of transaction data received prior to the transaction request; processing a transaction request approval based on the first risk score not satisfying a first threshold; receiving a risk score request associated with the first payment transaction, where the risk score request is received after the transaction request has been approved; generating a second risk score based on a second set of transaction data received after the first risk score is determined; and automatically classifying the first payment transaction as potentially fraudulent in response to determining that the second risk score satisfies a second threshold.Type: GrantFiled: November 5, 2021Date of Patent: March 5, 2024Assignee: Visa International Service AssociationInventors: Dhruv Gelda, Shubham Jain, Andrew Malachy McGloin, Wei Zhang, Hao Yang, Liang Wang
-
Patent number: 11923586Abstract: A combustion section defines an axial direction, a radial direction, and a circumferential direction. The combustion section includes a casing that defines a diffusion chamber. A combustion liner is disposed within the diffusion chamber and defines a combustion chamber. The combustion liner is spaced apart from the casing such that a passageway is defined between the combustion liner and the casing. A fuel cell assembly is disposed in the passageway. The fuel cell assembly includes a fuel cell stack having a plurality of fuel cells each extending between an inlet end and an outlet end. Each fuel cell of the plurality of fuel cells includes an air channel and a fuel channel each fluidly coupled to the combustion chamber.Type: GrantFiled: November 10, 2022Date of Patent: March 5, 2024Assignee: General Electric CompanyInventors: Seung-Hyuck Hong, Richard L Hart, Honggang Wang, Anil Raj Duggal, Michael Anthony Benjamin, Andrew Wickersham, Shih-Yang Hsieh
-
Patent number: 11921118Abstract: Provided herein are methods for labeling the proteomes of cells, as well as methods for labeling proteins or populations of proteins produced by cells. In some embodiments, the methods comprise introducing variant aminoacyl-tRNA synthetases and noncanonical amino acids into cells. Also provided herein are polynucleotides encoding variant aminoacyl-tRNA synthetases that recognize noncanonical amino acids. The methods and compositions provided herein are useful for, among other things, identifying target cells and identifying biomarkers of interest.Type: GrantFiled: November 5, 2020Date of Patent: March 5, 2024Assignees: The Board of Trustees of the Leland Stanford Junior University, The United States Government as represented by the Department of Veterans AffairsInventors: Andrew Yang, Anton Wyss-Coray, Kyle Brewer
-
Publication number: 20240069262Abstract: An optical interference filter includes one or more sets of layers. Each set of layers includes a first layer that includes at least aluminum and nitrogen (e.g., an aluminum nitride (AlN) material), a second layer that includes at least silicon and oxygen (e.g., a silicon dioxide (SiO2) material), and a third layer that includes at least hydrogen and silicon (e.g., a hydrogenated silicon (Si:H) material). The second layer is disposed between the first layer and the third layer.Type: ApplicationFiled: August 23, 2022Publication date: February 29, 2024Inventors: Jinhui YANG, Marius GRIGONIS, Andrew CLARK
-
Patent number: 11913872Abstract: An apparatus for measuring a characteristic of a sample using a centrifuge and optical components is disclosed. The centrifuge may be a standard benchtop centrifuge. The optical components may be sized and dimensioned to fit, along with the sample, inside the centrifuge.Type: GrantFiled: February 4, 2021Date of Patent: February 27, 2024Assignees: President and Fellows of Harvard College, Children's Medical Center CorporationInventors: Darren Yang, Andrew Ward, Wesley Philip Wong, Kenneth Anders Halvorsen
-
Patent number: 11912767Abstract: The present invention provides multispecific antibodies that bind to EGFR and CD28 (EGFR×CD28) as well as anti-EGFR antibodies. Such antibodies may be combined with a further therapeutic agent such as an anti-PD1 antibody. Methods for treating cancers (e.g., EGFR-expressing cancer) by administering the antibodies (e.g., and combinations thereof with anti-PD1) are also provided. The EGFR×CD28 antibodies of the present invention embody a tumor-targeted immunotherapeutic modality combined with PD-1 inhibition. These bispecific antibodies bind a tumor-specific antigen (TSA) (EGFR) with one arm and the co-stimulatory receptor, CD28, on T-cells with the other arm. Combination therapy with PD-1 inhibitors specifically potentiated intra-tumoral T cell activation, promoting an effector memory-like T cell phenotype without systemic cytokine secretion in a variety of syngeneic and human tumor xenograft models.Type: GrantFiled: March 20, 2020Date of Patent: February 27, 2024Assignee: Regeneron Pharmaceuticals, Inc.Inventors: Dimitris Skokos, Andrew J. Murphy, George D. Yancopoulos, Chia-Yang Lin, Lauric Haber
-
Publication number: 20240028905Abstract: Thus, the present disclosure is directed to systems and methods for training neural networks using a tensor that includes a plurality of FP16 values and a plurality of bits that define an exponent shared by some or all of the FP16 values included in the tensor. The FP16 values may include IEEE 754 format 16-bit floating point values and the tensor may include a plurality of bits defining the shared exponent. The tensor may include a shared exponent and FP16 values that include a variable bit-length mantissa and a variable bit-length exponent that may be dynamically set by processor circuitry. The tensor may include a shared exponent and FP16 values that include a variable bit-length mantissa; a variable bit-length exponent that may be dynamically set by processor circuitry; and a shared exponent switch set by the processor circuitry to selectively combine the FP16 value exponent with the shared exponent.Type: ApplicationFiled: September 29, 2023Publication date: January 25, 2024Inventors: Krishnakumar Nair, Andrew Yang, Brian Morris
-
Patent number: 11853091Abstract: A voltage regulating device and a mode switching detecting circuit are provided. The mode switching detecting circuit is configured to reset a soft start circuit of the voltage regulating device. The mode switching detecting circuit includes a mode switching signal detector, a reset signal generator, and a reset status detector. The mode switching signal detector receives a mode switching signal and generates a setting signal according to a transition edge of the mode switching signal. The reset signal generator is coupled to the mode switching signal detector and generates a reset activating signal according to the setting signal. The reset activating signal drives the soft start circuit to perform a reset operation. The reset status detector compares an output voltage of the soft start circuit and a reference voltage to generate a clear signal. The reset signal generator clears the reset activating signal according to the clear signal.Type: GrantFiled: November 4, 2021Date of Patent: December 26, 2023Assignee: ALi CorporationInventor: Andrew Yang Lee
-
Patent number: 11823088Abstract: Systems and methods for fast and efficient retrieval of NFT ownership information are provided. An exemplary method includes initializing a mirror blockchain by making a copy of an NFT blockchain; initializing an ownership transaction table and an NFT ledger from a mirror NFT blockchain by processing the mirror blockchain from a beginning block to an end block; periodically update the mirror blockchain with new blocks from an NFT blockchain thereby forming a new end block; processing ownership transaction events that modify NFT ownership in the new blocks up to a fixed offset from the new end block; updating the ownership transaction table; updating the NFT ledger; receiving a request for all NFTs owned by a crypto-wallet address; generating a response with the NFTs owned by the crypto-wallet address from the NFT ledger; selecting an NFT group; and verifying the NFT ledger against the NFT blockchain ownership.Type: GrantFiled: May 2, 2023Date of Patent: November 21, 2023Assignee: Alchemy Insights, Inc.Inventors: Benjamin Godlove, Ram Bhaskar, Niveda Krishnamoorthy, Bill Zhu, Alex Miao, Omar Ceja, Josh Zhang, Andrew Yang
-
Patent number: 11769143Abstract: Systems and methods for providing high performance access to NFT metadata including ownership information. An example method requests NFT metadata from a server that has cached NFT metadata extracted from a mirror NFT blockchain. Periodically, new blocks that have been added to an NFT blockchain are added to the mirror blockchain and processed to update a cache with metadata modifications. Additionally, the method includes requests for NFT ownership information. An ownership transaction table is generated and updated from the mirror blockchain. Ownership request can include requests for all the NFTs owned by a crypto-wallet address.Type: GrantFiled: December 22, 2022Date of Patent: September 26, 2023Assignee: Alchemy Insights, Inc.Inventors: Benjamin Godlove, Ram Bhaskar, Niveda Krishnamoorthy, Bill Zhu, Alex Miao, Omar Ceja, Josh Zhang, Andrew Yang
-
Patent number: 11762409Abstract: The disclosure provides a voltage regulator with a soft-start effect. The voltage regulator includes an amplifier, a first voltage setting circuit, a voltage selector and a power transistor. The amplifier has two input terminals to receive respectively a reference voltage and a feedback voltage. The amplifier has a current source to provide a current to an output terminal. In a voltage bypass mode, the first voltage setting circuit increases a driving voltage on the output terminal according to the current based on a selection voltage. In the voltage bypass mode, the voltage selector sequentially reduces the selection voltage respectively in multiple time intervals in a startup time interval. The power transistor receives the driving voltage, and generates an output voltage according to the driving voltage based on an operating power supply.Type: GrantFiled: October 5, 2021Date of Patent: September 19, 2023Assignee: ALi CorporationInventors: Chih-Yuan Hsu, Andrew Yang Lee
-
Patent number: 11703899Abstract: A voltage regulator, including an amplifier, a voltage setting circuit and a power transistor, is provided. The amplifier includes a first current source and a second current source. The amplifier has two input terminals to respectively receive a reference voltage and a feedback voltage. The first current source is coupled between the operating power source and an output terminal of the amplifier, and provides a first current to the output terminal. The second current source is coupled between the output terminal and a reference ground terminal, and draws a second current from the output terminal. The voltage setting circuit is coupled to the output terminal, and increases a driving voltage on the output terminal according to the first current in a voltage bypass mode. The power transistor receives the driving voltage and generates an output voltage according to the driving voltage based on the operating power source.Type: GrantFiled: October 5, 2021Date of Patent: July 18, 2023Assignee: ALi CorporationInventors: Chih-Yuan Hsu, Andrew Yang Lee
-
Publication number: 20230222331Abstract: A network of matrix processing units (MPUs) is provided on a device, where each MPU is connected to at least one other MPU in the network, and each MPU is to perform matrix multiplication operations. Computer memory stores tensor data and a master control central processing unit (MCC) is provided on the device to receive an instruction from a host device, where the instruction includes one or more tensor operands based on the tensor data. The MCC invokes a set of operations on one or more of the MPUs based on the instruction, where the set of operations includes operations on the tensor operands. A result is generated from the set of operations, the result embodied as a tensor value.Type: ApplicationFiled: March 15, 2023Publication date: July 13, 2023Inventors: Horce H. Lau, Prashant Arora, Olivia K. Wu, Tony L. Werner, Carey K. Kloss, Amir Khosrowshahi, Andrew Yang, Aravind Kalaiah, Vijay Anand R. Korthikanti
-
Patent number: 11567555Abstract: Embodiments include an apparatus comprising an execution unit coupled to a memory, a microcode controller, and a hardware controller. The microcode controller is to identify a global power and performance hint in an instruction stream that includes first and second instruction phases to be executed in parallel, identify a local hint based on synchronization dependence in the first instruction phase, and use the first local hint to balance power consumption between the execution unit and the memory during parallel executions of the first and second instruction phases. The hardware controller is to use the global hint to determine an appropriate voltage level of a compute voltage and a frequency of a compute clock signal for the execution unit during the parallel executions of the first and second instruction phases. The first local hint includes a processing rate for the first instruction phase or an indication of the processing rate.Type: GrantFiled: August 30, 2019Date of Patent: January 31, 2023Assignee: Intel CorporationInventors: Jason Seung-Min Kim, Sundar Ramani, Yogesh Bansal, Nitin N. Garegrat, Olivia K. Wu, Mayank Kaushik, Mrinal Iyer, Tom Schebye, Andrew Yang
-
Publication number: 20220391924Abstract: Aspects of the present disclosure include methods, apparatuses, and computer readable media for receiving an indication of an asset of a manufacturer and a code associated with the asset, generating a token linked to a blockchain of the manufacturer, wherein the token includes a digital signature created using a creation key of the manufacturer, associating the token to the code of the asset, wherein the token remains locked until an indication is received, receiving the indication indicating the asset has passed a point of a supply chain and unlocking the token in response to receiving the indication.Type: ApplicationFiled: June 6, 2022Publication date: December 8, 2022Inventors: Andrew YANG, Athanasios KARACHOTZITIS, Jeong Woo PARK
-
Publication number: 20220245438Abstract: A network of matrix processing units (MPUs) is provided on a device, where each MPU is connected to at least one other MPU in the network, and each MPU is to perform matrix multiplication operations. Computer memory stores tensor data and a master control central processing unit (MCC) is provided on the device to receive an instruction from a host device, where the instruction includes one or more tensor operands based on the tensor data. The MCC invokes a set of operations on one or more of the MPUs based on the instruction, where the set of operations includes operations on the tensor operands. A result is generated from the set of operations, the result embodied as a tensor value.Type: ApplicationFiled: April 25, 2022Publication date: August 4, 2022Inventors: Horce H. Lau, Prashant Arora, Olivia K. Wu, Tony L. Werner, Carey K. Kloss, Amir Khosrowshahi, Andrew Yang, Aravind Kalaiah, Vijay Anand R. Korthikanti
-
Publication number: 20220147086Abstract: A voltage regulating device and a mode switching detecting circuit are provided. The mode switching detecting circuit is configured to reset a soft start circuit of the voltage regulating device. The mode switching detecting circuit includes a mode switching signal detector, a reset signal generator, and a reset status detector. The mode switching signal detector receives a mode switching signal and generates a setting signal according to a transition edge of the mode switching signal. The reset signal generator is coupled to the mode switching signal detector and generates a reset activating signal according to the setting signal. The reset activating signal drives the soft start circuit to perform a reset operation. The reset status detector compares an output voltage of the soft start circuit and a reference voltage to generate a clear signal. The reset signal generator clears the reset activating signal according to the clear signal.Type: ApplicationFiled: November 4, 2021Publication date: May 12, 2022Applicant: ALi CorporationInventor: Andrew Yang Lee
-
Publication number: 20220147085Abstract: The disclosure provides a voltage regulator with a soft-start effect. The voltage regulator includes an amplifier, a first voltage setting circuit, a voltage selector and a power transistor. The amplifier has two input terminals to receive respectively a reference voltage and a feedback voltage. The amplifier has a current source to provide a current to an output terminal. In a voltage bypass mode, the first voltage setting circuit increases a driving voltage on the output terminal according to the current based on a selection voltage. In the voltage bypass mode, the voltage selector sequentially reduces the selection voltage respectively in multiple time intervals in a startup time interval. The power transistor receives the driving voltage, and generates an output voltage according to the driving voltage based on an operating power supply.Type: ApplicationFiled: October 5, 2021Publication date: May 12, 2022Applicant: ALi CorporationInventors: Chih-Yuan Hsu, Andrew Yang Lee
-
Publication number: 20220147084Abstract: A voltage regulator, including an amplifier, a voltage setting circuit and a power transistor, is provided. The amplifier includes a first current source and a second current source. The amplifier has two input terminals to respectively receive a reference voltage and a feedback voltage. The first current source is coupled between the operating power source and an output terminal of the amplifier, and provides a first current to the output terminal. The second current source is coupled between the output terminal and a reference ground terminal, and draws a second current from the output terminal. The voltage setting circuit is coupled to the output terminal, and increases a driving voltage on the output terminal according to the first current in a voltage bypass mode. The power transistor receives the driving voltage and generates an output voltage according to the driving voltage based on the operating power source.Type: ApplicationFiled: October 5, 2021Publication date: May 12, 2022Applicant: ALi CorporationInventors: Chih-Yuan Hsu, Andrew Yang Lee