Patents by Inventor Badih El-Kareh
Badih El-Kareh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040264100Abstract: The invention relates to a stacked capacitor (10) comprising a silicon base plate (16), a poly-silicon center plate (32) arranged above the base plate (16), a lower gate-oxide dielectric (26) arranged between the base plate (16) and the center plate (32), a cover plate (36) made of a metallic conductor and arranged above the center plate (32), and an upper dielectric (34) arranged between the center plate (32) and the cover plate (36). The cover plate (36) and the base plate (16) are electrically connected to each other and together form a first capacitor electrode. The center plate (32) forms a second capacitor electrode. The invention further relates to an integrated circuit with such a stacked capacitor, as well as to a method for fabrication of a stacked capacitor as part of a CMOS process.Type: ApplicationFiled: April 22, 2004Publication date: December 30, 2004Inventors: Scott Balster, Badih El-Kareh, Philipp Steinmann, Christoph Dirnecker
-
Patent number: 6426544Abstract: A metal interconnect having a high conductivity and high resistance to metal migration failure is formed of two layers of metal or alloy (such as TI/CuAlSi) with a dielectric interposed therebetween and a connection made between the layers by a conductive material, preferably in the form of a plug or stud formed in an aperture of an inter-level dielectric, at ends of the interconnect. A high precision metal-to-metal capacitor can be formed from the same layers by forming separate connections to each of the layers. The topography of the interconnect (and capacitor) is of reduced severity and facilitates planarization of an overlying inter-level dielectric.Type: GrantFiled: July 12, 1999Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: James G. Ryan, Badih El-Kareh
-
Publication number: 20020053716Abstract: A metal interconnect having a high conductivity and high resistance to metal migration failure is formed of two layers of metal or alloy (such as TI/CuAlSi) with a dielectric interposed therebetween and a connection made between the layers by a conductive material, preferably in the form of a plug or stud formed in an aperture of an inter-level dielectric, at ends of the interconnect. A high precision metal-to-metal capacitor can be formed from the same layers by forming separate connections to each of the layers. The topography of the interconnect (and capacitor) is of reduced severity and facilitates planarization of an overlying inter-level dielectric.Type: ApplicationFiled: July 12, 1999Publication date: May 9, 2002Inventors: JAMES G. RYAN, BADIH EL-KAREH
-
Patent number: 6144037Abstract: A system for detecting charge accumulation during semiconductor wafer manufacturing including a sensor comprising a capacitor, an emitter for directing a primary electron beam toward the sensor, wherein the primary electron beam causes the sensor to emit secondary electrons and a detector for measuring the secondary electrons.Type: GrantFiled: June 18, 1998Date of Patent: November 7, 2000Assignees: International Business Machines Corporation, Alcedo, Inc.Inventors: James G. Ryan, Badih El-Kareh, Auguste B. El-Kareh
-
Controlled dopant diffusion and metal contamination in thin polycide gate conductor of MOSFET device
Patent number: 6114736Abstract: A MOSFET device is formed on a P- doped semiconductor substrate with an N- well formed therein, with a pair of isolation regions formed in the N- well with a gate oxide layer formed above the N- well. An FET device is formed with source and drain regions within the N-well, and a gate electrode formed above the gate oxide layer aligned with the source and drain regions. The gate electrode comprises a stack of layers. A polysilicon layer is formed on the gate oxide layer. A tungsten nitride dopant barrier layer is formed upon the polysilicon layer having a thickness of from about 5 nm to about 20 nm, and a tungsten silicide layer is formed upon the tungsten nitride layer.Type: GrantFiled: July 12, 1999Date of Patent: September 5, 2000Assignee: International Business Machines CorporationInventors: Karanam Balasubramanyam, Stephen Bruce Brodsky, Richard Anthony Conti, Badih El-Kareh -
Patent number: 6087225Abstract: A method of forming integrated circuit chips including two dissimilar type NFETs and/or two dissimilar type PFETs on the same chip, such as both thick and thin gate oxide FETs. A DRAM array may be constructed of the thick oxide FETs and logic circuits may be constructed of the thin oxide FETs on the same chip. First, a gate stack including a first, thick gate SiO.sub.2 layer is formed on a wafer. The stack includes a doped polysilicon layer on the gate oxide layer, a silicide layer on the polysilicon layer and a nitride layer on the silicide layer. Part of the stack is selectively removed to re-expose the wafer where logic circuits are to be formed. A thinner gate oxide layer is formed on the re-exposed wafer. Next, gates are formed on the thinner gate oxide layer and thin oxide NFETs and PFETs are formed at the gates. After selectively siliciding thin oxide device regions, gates are etched from the stack in the thick oxide device regions.Type: GrantFiled: February 5, 1998Date of Patent: July 11, 2000Assignee: International Business Machines CorporationInventors: Gary Bela Bronner, Badih El-Kareh, Stanley Everett Schuster
-
Patent number: 6057188Abstract: An optimized trench capacitor structure which is useful as a decoupling capacitor or a storage capacitor can be manufactured without added process complexity. As an on-chip decoupling trench capacitor structure, the structure reduces the series resistance to outer and inner plates and results in an acceptable RC delay, while maintaining a high capacitance per unit area. As a storage capacitor with a buried shield, the trench capacitor structure exhibits high immunity to alpha particle and cosmic radiation induced failures. The trench capacitor structure which includes a buried n-well in a silicon substrate. A trench is formed in the substrate and extends through the buried n-well. A dielectric film is formed on an inner surface of the trench, and an inner plate formed as a polysilicon fill within the trench is connected to a surface n+ film formed during definition of peripheral source/drain contacts of the integrated circuit.Type: GrantFiled: February 5, 1998Date of Patent: May 2, 2000Assignee: International Business Machines CorporationInventors: Badih El-Kareh, Richard Leo Kleinhenz, Stanley Everett Schuster
-
Patent number: 6022781Abstract: A semiconductor structure comprising a transistor having a gate conductor that has first and second edges bounded by raised isolation structures (e.g. STI). A source diffusion is self-aligned to the third edge and a drain diffusion is self-aligned to the fourth edge of the gate electrode.Type: GrantFiled: December 23, 1996Date of Patent: February 8, 2000Assignee: International Business Machines CorporationInventors: Wendell P. Noble, Jr., Ashwin K. Ghatalia, Badih El-Kareh
-
Patent number: 6008083Abstract: A precision analog metal-metal capacitor is fabricated by forming a first capacitor plate in an insulation layer by forming a trench therein, depositing metal within the trench and planarizing the device. A thin dielectric layer is then deposited and patterned over the first capacitor plate. A second insulator is then deposited over the device and discrete openings etched therein to expose the insulation layer and first metal plate. Metal is deposited within the openings and planarized, thereby forming a contact to the first metal plate and the second metal plate of the capacitor.Type: GrantFiled: March 19, 1997Date of Patent: December 28, 1999Assignee: International Business Machines CorporationInventors: Terry J. Brabazon, Badih El-Kareh, Stuart R. Martin, Matthew J. Rutten, Carter W. Kaanta
-
Patent number: 5972788Abstract: A metal interconnect having a high conductivity and high resistance to metal migration failure is formed of two layers of metal or alloy (such as TI/CuAlSi) with a dielectric interposed therebetween and a connection made between the layers by a conductive material, preferably in the form of a plug or stud formed in an aperture of an inter-level dielectric, at ends of the interconnect. A high precision metal-to-metal capacitor can be formed from the same layers by forming separate connections to each of the layers. The topography of the interconnect (and capacitor) is of reduced severity and facilitates planarization of an overlying inter-level dielectric.Type: GrantFiled: May 22, 1996Date of Patent: October 26, 1999Assignee: International Business Machines CorporationInventors: James G. Ryan, Badih El-Kareh
-
Patent number: 5933718Abstract: An ESD protective device is formed having a repeatable gap dimension for reliable protection by the formation of a discharge, using the materials of the gate stack for economy and a sacrificial dielectric formed between the plug and the other terminal for repeatable definition of a discharge gap.Type: GrantFiled: October 23, 1997Date of Patent: August 3, 1999Assignee: International Business Machines CorporationInventors: Badih El-Kareh, Jack A. Mandelman, James G. Ryan
-
Patent number: 5923999Abstract: A MOSFET device is formed on a P- doped semiconductor substrate with an N- well formed therein, with a pair of isolation regions formed in the N- well with a gate oxide layer formed above the N- well. An FET device is formed with source and drain regions within the N-well, and a gate electrode formed above the gate oxide layer aligned with the source and drain regions. The gate electrode comprises a stack of layers. A polysilicon layer is formed on the gate oxide layer. A tungsten nitride dopant barrier layer is formed upon the polysilicon layer having a thickness of from about 5 nm to about 20 nm, and a tungsten silicide layer is formed upon the tungsten nitride layer.Type: GrantFiled: October 29, 1996Date of Patent: July 13, 1999Assignee: International Business Machines CorporationInventors: Karanam Balasubramanyam, Stephen Bruce Brodsky, Richard Anthony Conti, Badih El-Kareh
-
Patent number: 5889410Abstract: According to the preferred embodiment, a defect monitor is provided that uses a floating gate structure. The defect monitor includes a common source, a common drain, and a plurality of floating gates interdispersed between the source and drain. Additionally, a conductor covers the plurality of floating gates. By applying a bias to the conductor and measuring the current flowing through the drain and source, the distribution of defects on the semiconductor wafer can be estimated.Type: GrantFiled: May 22, 1996Date of Patent: March 30, 1999Assignee: International Business Machines CorporationInventors: Badih El-Kareh, Stephen Parke
-
Patent number: 5805494Abstract: An optimized trench capacitor structure which is useful as a decoupling capacitor or a storage capacitor can be manufactured without added process complexity. As an on-chip decoupling trench capacitor structure, the structure reduces the series resistance to outer and inner plates and results in an acceptable RC delay, while maintaining a high capacitance per unit area. As a storage capacitor with a buried shield, the trench capacitor structure exhibits high immunity to alpha particle and cosmic radiation induced failures. The trench capacitor structure which includes a buried n-well in a silicon substrate. A trench is formed in the substrate and extends through the buried n-well. A dielectric film is formed on an inner surface of the trench, and an inner plate formed as a polysilicon fill within the trench is connected to a surface n+ film formed during definition of peripheral source/drain contacts of the integrated circuit.Type: GrantFiled: April 30, 1997Date of Patent: September 8, 1998Assignee: International Business Machines CorporationInventors: Badih El-Kareh, Richard Leo Kleinhenz, Stanley Everett Schuster
-
Patent number: 5763918Abstract: The preferred embodiment of the present invention overcomes the limitations of the prior art and provides a device and method to decrease the latch-up susceptibility of an ESD structure by suppressing the injection of minority carriers that cause transistor action to occur. This is accomplished, for example, by using a metal contact to the n-substrate or n-well in place of or in parallel with the prior art p-diffusion. Using such a metal contact forms a Schottky Barrier Diode (SBD) with the ESD structure. Since the SBD is a majority-carrier device, negligible minority carriers are injected when the SBD is in forward bias, thereby reducing the likelihood of latch-up.Type: GrantFiled: October 22, 1996Date of Patent: June 9, 1998Assignee: International Business Machines Corp.Inventors: Badih El-Kareh, James Gardner Ryan, Hiroyoshi Tanimoto
-
Patent number: 5708559Abstract: A precision analog metal-metal capacitor is fabricated by forming a first capacitor plate in an insulation layer by forming a trench therein, depositing metal within the trench and planarizing the device. A thin dielectric layer is then deposited and patterned over the first capacitor plate. A second insulator is then deposited over the device and discrete openings etched therein to expose the insulation layer and first metal plate. Metal is deposited within the openings and planarized, thereby forming a contact to the first metal plate and the second metal plate of the capacitor.Type: GrantFiled: October 27, 1995Date of Patent: January 13, 1998Assignee: International Business Machines CorporationInventors: Terry J. Brabazon, Badih El-Kareh, Stuart R. Martin, Matthew J. Rutten, Carter W. Kaanta
-
Patent number: 5539229Abstract: A semiconductor structure comprising a transistor having a gate conductor that has first and second edges bounded by raised isolation structures (e.g. STI). A source diffusion is self-aligned to the third edge and a drain diffusion is self-aligned to the fourth edge of the gate electrode.Type: GrantFiled: December 28, 1994Date of Patent: July 23, 1996Assignee: International Business Machines CorporationInventors: Wendell P. Noble, Jr, Ashwin K. Ghatalia, Badih El-Kareh
-
Patent number: 5418738Abstract: A programmable storage element for redundancy-programing includes a programmable antifuse circuit, which includes a plurality of first resistors and a switching circuit for coupling the first resistors in series in response to a plurality of first control signals and for coupling the first resistors in parallel in response to a plurality of second control signals to permit programing of the first resistors, and a sensing circuit for determining whether or not the first resistors have been programmed. The state of the first resistors is determined by comparing a first voltage drop across the first resistors with a second voltage drop across a second resistor. Each of the first resistors is an unsilicided polysilicon conductor which has an irreversible resistance decrease when a predetermined threshold current is applied for a minimum period of time.Type: GrantFiled: April 1, 1994Date of Patent: May 23, 1995Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Badih El-Kareh, Wayne F. Ellis, Duane E. Galbi, Nathan R. Hiltebeitel, William R. Tonti, Josef S. Watts
-
Patent number: 5334880Abstract: A programmable storage element for redundancy-programming includes a programmable antifuse circuit, which includes a plurality of first resistors and a switching circuit for coupling the first resistors in series in response to a plurality of first control signals and for coupling the first resistors in parallel in response to a plurality of second control signals to permit programming of the first resistors, and a sensing circuit for determining whether or not the first resistors have been programmed. The state of the first resistors is determined by comparing a first voltage drop across the first resistors with a second voltage drop across a second resistor. Each of the first resistors is an unsilicided polysilicon conductor which has an irreversible resistance decrease when a predetermined threshold current is applied for a minimum period of time.Type: GrantFiled: April 30, 1991Date of Patent: August 2, 1994Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Badih El-Kareh, Wayne F. Ellis, Duane E. Galbi, Nathan R. Hiltebeitel, William R. Tonti, Josef S. Watts
-
Patent number: 5273913Abstract: A high performance PNP lateral bipolar transistor is described, incorporating at least two trenches extending from the upper P.sup.- surface of a semiconductor substrate almost to a buried N.sup.+ layer. The floor of one trench is heavily N-doped to establish a connection between the buried N.sup.+ layer and an N.sup.- diffusion in the walls of the trench. When the trenches are backfilled with P.sup.+ polysilicon a lateral PNP is formed having a buried base contact.Type: GrantFiled: November 23, 1992Date of Patent: December 28, 1993Assignee: International Business Machines CorporationInventors: Sridhar Divakaruni, Badih El-Kareh, Eric D. Johnson