Patents by Inventor Bernardo Rub
Bernardo Rub has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140304455Abstract: A storage system, and a method of data management in the storage system, with non-volatile memory device characteristics determined during an inspection of non-volatile memory devices before a runtime operation of a storage device in the storage system including: a controller in the storage system: a drive-level control unit configured for an update of operational capabilities based on the non-volatile memory device characteristics during the runtime operation of the storage device and for a group of the non-volatile memory devices based on the operational capabilities; and a memory control unit, coupled to the drive-level control unit, the memory control unit configured to receive the operational capabilities for control of the non-volatile memory devices.Type: ApplicationFiled: December 12, 2013Publication date: October 9, 2014Applicant: SanDisk Enterprise IP LLCInventors: John Scaramuzzo, Bernardo Rub, Robert W. Ellis, James Fitzpatrick
-
Patent number: 8854751Abstract: Various approaches that reduce the width variability of storage media data tracks are described. First and second data tracks are written so that the second track overlaps the first track. After writing the second track data to the second track, an effective width of the first track is determined. The effective width of the first track is the portion of the first track that is not overlapped by the second track. One or more additional write operations to the recording medium are performed to compensate for the effective width of the first track being less than a threshold. The additional write operations may include one or more of rewriting the first track data to a third track on the storage medium and writing additional redundancy information to supplement the coding of the first track data.Type: GrantFiled: January 6, 2011Date of Patent: October 7, 2014Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8826100Abstract: An apparatus may comprise a memory including a first area of total usable storage capacity of the memory reported to a host device, a second area occupied by error correction code (ECC) appended to data stored in the first area, and a third area of usable data storage capacity not reported to the host device. The apparatus may further comprise a controller configured to balance sizes of the second area and third area to maintain a size of the first area as the length of ECC of data stored in the first area increases. The controller may be further configured to exchange data having an ECC of a controllable length with the memory based on a data storage location, and adjust the controllable length of the ECC based on an error history of the data storage location.Type: GrantFiled: November 27, 2012Date of Patent: September 2, 2014Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8782505Abstract: The variability of outer code failure rate of memory pages of a solid state memory device can be reduced by selectively grouping the pages included in the outer code words. The data in the page groups are encoded into outer code words which are stored in the memory device. Encoding the data of the page groups and storing the encoded data includes intermittently accumulating an outer code parity as the pages are sequentially stored in the memory device according to a particular order. The pages can be randomly selected for the page groups or can be grouped based on predicted or measured failure rate information. In a memory device having multi-level memory cells, predicting the failure rate of a page can be based on whether the page is a most significant bit (MSB) page or a least significant bit (LSB) page.Type: GrantFiled: July 2, 2013Date of Patent: July 15, 2014Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8745318Abstract: Methods and systems involve collecting memory device parameters and using memory device parameters to determine memory wear information. A set of first parameters associated with wear of the memory device is monitored for at least one memory unit of the memory device. The first parameters are compared to respective trigger criterion. If the comparison reveals that one or more of the first parameters are beyond their trigger criterion, then collection of a second set of parameters is triggered. The second parameters are also indicative of the wear of the memory device. The set of first parameters may overlap the set of second parameters. The set of second parameters are used to develop memory wear information. In some implementations, the memory wear information may be configuration information used to configure the read/write channel to compensate for wear of the memory device. In some implementations, the memory wear information may be used to predict or estimate the lifetime of the device.Type: GrantFiled: June 28, 2011Date of Patent: June 3, 2014Assignee: Seagate Technology LLCInventors: Bernardo Rub, Ara Patapoutian, Bruce Buch
-
Publication number: 20140122975Abstract: Approaches for decoding data read from memory cells of a nonvolatile, solid state memory involve attempting to decode hard data using a hard decoding process prior to a time that soft data is available to the decoder. The hard data includes information about the digital symbols stored in the memory cells without data confidence information. The soft data includes information about the digital symbols stored in the memory cells and data confidence information. In response to the hard decoding process failing to achieve convergence, after the soft data becomes available to the decoder, the soft data is decoded using a soft decoding process. The decoder generates an output of the decoded data after the hard decoding process or the soft decoding process achieves convergence.Type: ApplicationFiled: January 7, 2014Publication date: May 1, 2014Applicant: Seagate Technology LLCInventors: Ara Patapoutian, Bernardo Rub, Bruce D. Buch
-
Patent number: 8627175Abstract: Approaches for decoding data read from memory cells of a nonvolatile, solid state memory involve attempting to decode hard data using a hard decoding process prior to a time that soft data is available to the decoder. The hard data includes information about the digital symbols stored in the memory cells without data confidence information. The soft data includes information about the digital symbols stored in the memory cells and data confidence information. In response to the hard decoding process failing to achieve convergence, after the soft data becomes available to the decoder, the soft data is decoded using a soft decoding process. The decoder generates an output of the decoded data after the hard decoding process or the soft decoding process achieves convergence.Type: GrantFiled: September 27, 2010Date of Patent: January 7, 2014Assignee: Seagate Technology LLCInventors: Ara Patapoutian, Bernardo Rub, Bruce D. Buch
-
Publication number: 20130297979Abstract: The variability of outer code failure rate of memory pages of a solid state memory device can be reduced by selectively grouping the pages included in the outer code words. The data in the page groups are encoded into outer code words which are stored in the memory device. Encoding the data of the page groups and storing the encoded data includes intermittently accumulating an outer code parity as the pages are sequentially stored in the memory device according to a particular order. The pages can be randomly selected for the page groups or can be grouped based on predicted or measured failure rate information. In a memory device having multi-level memory cells, predicting the failure rate of a page can be based on whether the page is a most significant bit (MSB) page or a least significant bit (LSB) page.Type: ApplicationFiled: July 2, 2013Publication date: November 7, 2013Inventor: Bernardo Rub
-
Patent number: 8576507Abstract: Disc drive data recovery methods and systems that utilize off center track information are provided. A disc drive data track is illustratively read at a first position along a width of the data track and at a second position along the width of the data track. The data read from the track is stored and tagged with indications of the first and the second positions. The tagged data is optionally used to calculate average waveforms for each of the first and the second positions and to identify the average waveform having the highest signal-to-noise ratio.Type: GrantFiled: January 22, 2010Date of Patent: November 5, 2013Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8572457Abstract: Outer code words can span multiple data blocks, multiple die, or multiple chips of a memory device to protect against errors in the data stored in the blocks, die and/or chips. A solid state memory device is arranged in multiple data blocks, each block including an array of memory cells arranged in a plurality of pages. The data is encoded into inner code words and symbol-based outer code words. The inner code words and the symbol-based outer code words are stored in the memory cells of the multiple blocks. One or more inner code words are stored in each page of each block and one or more symbols of each outer code word are stored in at least one page of each block. The inner code words and the outer code words are read from the memory device and are used to correct the errors in the data.Type: GrantFiled: May 28, 2010Date of Patent: October 29, 2013Assignee: Seagate Technology LLCInventors: Bernardo Rub, Ara Patapoutian, Arvind Sridharan, Bruce D. Buch
-
Publication number: 20130282962Abstract: A storage control system and method of operation thereof includes: a memory circuit for accessing a configuration category; a configuration module, coupled to the memory circuit, for configuring the memory circuit with the configuration category; and an operation module, coupled to the configuration module, for controlling a performance characteristic of a memory device based on the configuration category.Type: ApplicationFiled: April 19, 2013Publication date: October 24, 2013Applicant: SMART Storage Systems, Inc.Inventors: Bernardo Rub, James Fitzpatrick, Sheunghee Park, Yi-Ching Wu, Robert W. Ellis
-
Patent number: 8489979Abstract: The variability of outer code failure rate of memory pages of a solid state memory device can be reduced by selectively grouping the pages included in the outer code words. The data in the page groups are encoded into outer code words which are stored in the memory device. Encoding the data of the page groups and storing the encoded data includes intermittently accumulating an outer code parity as the pages are sequentially stored in the memory device according to a particular order. The pages can be randomly selected for the page groups or can be grouped based on predicted or measured failure rate information. In a memory device having multi-level memory cells, predicting the failure rate of a page can be based on whether the page is a most significant bit (MSB) page or a least significant bit (LSB) page.Type: GrantFiled: May 28, 2010Date of Patent: July 16, 2013Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8448045Abstract: Values are grouped into a first set of groupings of values. Based on inner codes, the number of groupings in the first set of groupings that have at least one erroneous value is determined. If the number of groupings in the first set of groupings that have an erroneous value is fewer than a maximum number of groupings that can be corrected by outer codes, a seek operation is begun. During the seek operation, the outer codes are used to detect and correct the erroneous values that were produced during the reading of values. In other aspects, a parity section for a data section of a data storage device is dirtied before writing any data to the data section such that if writing to the data section is interrupted, the parity section will indicate that it should not be used to correct data read from the data section.Type: GrantFiled: May 26, 2011Date of Patent: May 21, 2013Assignee: Seagate Technology LLCInventors: Prafulla Bollampalli Reddy, Peter Igorevich Vasiliev, Hui Su, Timothy Richard Feldman, Mary Elizabeth Dunn, James Joseph Touchton, Bernardo Rub
-
Publication number: 20130086454Abstract: An apparatus may comprise a memory including a first area of total usable storage capacity of the memory reported to a host device, a second area occupied by error correction code (ECC) appended to data stored in the first area, and a third area of usable data storage capacity not reported to the host device. The apparatus may further comprise a controller configured to balance sizes of the second area and third area to maintain a size of the first area as the length of ECC of data stored in the first area increases. The controller may be further configured to exchange data having an ECC of a controllable length with the memory based on a data storage location, and adjust the controllable length of the ECC based on an error history of the data storage location.Type: ApplicationFiled: November 27, 2012Publication date: April 4, 2013Applicant: SEAGATE TECHNOLOGY LLCInventor: Bernardo Rub
-
Publication number: 20130061019Abstract: A method of operation of a storage control system includes: partitioning logical addresses into a number of subdrives, the logical addresses associated with a memory device; and monitoring a data write measure of one of the subdrives.Type: ApplicationFiled: August 31, 2012Publication date: March 7, 2013Applicant: SMART STORAGE SYSTEMS, INC.Inventors: James Fitzpatrick, Bernardo Rub, Mark Dancho, James Higgins, Ryan Jones
-
Publication number: 20130061101Abstract: A method of operation of a non-volatile memory system includes: generating a test stimulus for a page in a memory array; measuring a test response from the page in the memory array based on the test stimulus; calculating a measured effective life of the page from the test response; and determining a use plan according to the measured effective life for accessing the page.Type: ApplicationFiled: August 31, 2012Publication date: March 7, 2013Applicant: SMART STORAGE SYSTEMS, INC.Inventors: James Fitzpatrick, Bernardo Rub, James Higgins, Ryan Jones, Robert W. Ellis
-
Publication number: 20130007343Abstract: Methods and systems involve collecting memory device parameters and using memory device parameters to determine memory wear information. A set of first parameters associated with wear of the memory device is monitored for at least one memory unit of the memory device. The first parameters are compared to respective trigger criterion. If the comparison reveals that one or more of the first parameters are beyond their trigger criterion, then collection of a second set of parameters is triggered. The second parameters are also indicative of the wear of the memory device. The set of first parameters may overlap the set of second parameters. The set of second parameters are used to develop memory wear information. In some implementations, the memory wear information may be configuration information used to configure the read/write channel to compensate for wear of the memory device. In some implementations, the memory wear information may be used to predict or estimate the lifetime of the device.Type: ApplicationFiled: June 28, 2011Publication date: January 3, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Bernardo Rub, Ara Patapoutian, Bruce Buch
-
Patent number: 8341340Abstract: A user data portion of a flash memory arrangement is grouped into a plurality of mapping units. Each of the mapping units includes a user data memory portion and a metadata portion. The mapping units form a plurality of groups that are associated with at least one lower tier of a forward memory map. For each of the groups, a last written mapping unit within the group is determined. The last written mapping unit includes mapping data in the metadata portion that facilitates determining a physical address of other mapping units within the group. A top tier of the forward memory map is formed that includes at least physical memory locations of the last written mapping units of each of the groups. A physical address of a targeted memory is determined using the top tier and the metadata of the at least one lower tier.Type: GrantFiled: July 21, 2010Date of Patent: December 25, 2012Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Patent number: 8327226Abstract: An apparatus includes a memory that is allocated to reported portions and overprovisioned portions. The apparatus includes an error correction circuit that communicates with the memory in error correction coded data that has a controllable ECC length. The ECC length is a function of a history of error reports. A memory allocation engine balances a size of the overprovisioned portions to maintain a size of the reported portions. The balancing is performed as a function of an average of ECC lengths in the ECC length table over a time interval in which a size of the memory decreases with accumulated erase cycles of the memory.Type: GrantFiled: February 3, 2010Date of Patent: December 4, 2012Assignee: Seagate Technology LLCInventor: Bernardo Rub
-
Publication number: 20120304037Abstract: Values are grouped into a first set of groupings of values. Based on inner codes, the number of groupings in the first set of groupings that have at least one erroneous value is determined. If the number of groupings in the first set of groupings that have an erroneous value is fewer than a maximum number of groupings that can be corrected by outer codes, a seek operation is begun. During the seek operation, the outer codes are used to detect and correct the erroneous values that were produced during the reading of values. In other aspects, a parity section for a data section of a data storage device is dirtied before writing any data to the data section such that if writing to the data section is interrupted, the parity section will indicate that it should not be used to correct data read from the data section.Type: ApplicationFiled: May 26, 2011Publication date: November 29, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Prafulla Bollampalli Reddy, Mary Elizabeth Dunn, James Joseph Touchton, Bernardo Rub, Peter Igorevich Vasiliev, Hui Su, Timothy Richard Feldman