Patents by Inventor Bin Huang
Bin Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240014043Abstract: A method of fabricating a semiconductor device is described. A substrate is provided. A first semiconductor region of a first semiconductor material is formed over the substrate and adjacent a second semiconductor region of a second semiconductor material. The first and second semiconductor regions are crystalline. An etchant is selective to etch the first semiconductor region over the second semiconductor region. The entire first semiconductor region is implanted to form an amorphized semiconductor region. The amorphized semiconductor region is etched with the etchant using the second semiconductor region as a mask to remove the amorphized semiconductor region without removing the second semiconductor region.Type: ApplicationFiled: August 10, 2023Publication date: January 11, 2024Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ling Chung, Chun-Chih Cheng, Shun-Wu Lin, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20240012515Abstract: Touch sensitive display technologies (e.g., integrated touch-display pixel-based systems) are evolving to contain more analog and digital circuits inside the panel itself instead of the traditionally simple thin-film transistors. This improves the display characteristics but makes those circuits more vulnerable to the impact of external ESD strikes, which can degrade the user experience. This disclosure describes a series of circuits and techniques to mitigate the impact of these discharges on front of screen artifacts and potential false touches. These circuits and techniques may include: performing configuration-only panel updates independently of the image refresh rate, improving the in-panel memory circuits to make them resistant to unexpected pin toggles via disabling of a write path in response to a read clock, implementing a pin corruption detector and implementing a supply injection detector.Type: ApplicationFiled: June 20, 2023Publication date: January 11, 2024Inventors: Pablo Moreno Galbis, Xiang Lu, Bin Huang, Ling Zhang, Nikhil Acharya, Derek K. Shaeffer, Stanley B. Wang, Yongjie Jiang, Hopil Bae, Jiayi Jin, Ce Zhang, Young Don Bae, Giovanni Azzellino, Wooseung Yang, Mahdi Farrokh Baroughi, Weijun Yao, Rajesh Velayuthan, Eric A. Hildebrandt, Henry C. Jen
-
Publication number: 20230420543Abstract: Disclosed is a semiconductor device and semiconductor fabrication method. A semiconductor device includes: a substrate having a metal gate, gate spacers on sides of the metal gate, an etch stop layer (ESL), and interlayer dielectric (ILD) material over a source/drain region; a tungsten (W) cap formed from W material deposited over the metal gate and between the gate spacers; and a via gate (VG) formed above the W cap. A semiconductor fabrication method includes: receiving a substrate having a metal gate, gate spacers on sides of the metal gate, an etch stop layer (ESL), and interlayer dielectric (ILD) material over a source/drain region; depositing tungsten (W) material over the substrate; removing unwanted W material to form a W cap; and forming a via gate (VG) on the W cap.Type: ApplicationFiled: June 27, 2022Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Ling Chung, Chun-Chih Cheng, Ying-Liang Chuang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230420508Abstract: A method of forming a semiconductor device includes the following steps. A metal layer with at least one silicon-containing pattern therein is provided. A first wet etching process is performed by using a first etching solution, to clean a surface of the metal layer, wherein the first etching solution contains a base and a first oxidant. At least one cycle is performed. Each cycle includes a second wet etching process and a cleaning process. The second wet etching process is performed by using a second etching solution, to remove the metal layer, wherein the second etching solution contains an acid and a second oxidant. A cleaning process is performed.Type: ApplicationFiled: June 24, 2022Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei Yun Chung, Chun-Chih Cheng, Ying-Liang Chuang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230420265Abstract: Disclosed is a method comprising: providing at least two structures with a metal layer over each; forming a patterned photolithographic layer over the metal layer over the first structure; removing the metal layer from the second structure via wet etch operations using a chemical etchant that is resistant to penetration into the photolithographic layer; and achieving, after wet etch operations, a remaining metal ratio of a distance X over a distance Y that is less than 179 and greater than 1, wherein X is the distance from a first line extending from an edge of the metal layer over the first structure to a second line extending from an edge of a channel region in the second structure, and Y is a second distance from the first line to a third line extending from an edge of the metal layer formed over the channel region in the first structure.Type: ApplicationFiled: June 22, 2022Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tefu Yeh, Cheng-Chieh Tu, Ming-Chi Huang, Ying-Liang Chuang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230420534Abstract: Disclosed is a semiconductor device and semiconductor fabrication method. A semiconductor device includes: a gate structure over a semiconductor substrate, having a low-k dielectric layer, a high-k dielectric layer, a p-type work function metal layer, an n-type work function metal layer, a silicon oxide scap layer, and a glue layer; and a continuous tungsten (W) cap over the gate structure that was formed by the gate structure being pretreated, W material being deposited and etched back, the scap layer being etched, additional W material being deposited, and unwanted W material being removed. A semiconductor fabrication method includes: receiving a gate structure; pretreating the gate structure; depositing W material on the gate structure; etching back the W material; etching the scap layer; depositing additional W material; and removing unwanted W material.Type: ApplicationFiled: January 12, 2023Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Ling Chung, Chun-Chih Cheng, Ying-Liang Chuang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230420538Abstract: A semiconductor device includes a plurality of fin structures disposed over a substrate and a work function alloy layer disposed over each fin structure of the plurality of fin structures. The plurality of fin structures includes a first fin structure and a second fin structure. A content of a first element in a first portion of the work function alloy layer, which portion is disposed over the first fin structure, is different from a content of the first element in a second portion of the work function alloy layer, which portion is disposed over the second fin structure.Type: ApplicationFiled: June 24, 2022Publication date: December 28, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chi PAN, Kuan-Wei Lin, Chun-Neng Lin, Yu-Shih Wang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Patent number: 11854903Abstract: A method includes forming a gate stack, which includes a first portion over a portion of a first semiconductor fin, a second portion over a portion of a second semiconductor fin, and a third portion connecting the first portion to the second portion. An anisotropic etching is performed on the third portion of the gate stack to form an opening between the first portion and the second portion. A footing portion of the third portion remains after the anisotropic etching. The method further includes performing an isotropic etching to remove a metal gate portion of the footing portion, and filling the opening with a dielectric material.Type: GrantFiled: October 19, 2020Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Chi Huang, Kuo-Bin Huang, Ying-Liang Chuang, Ming-Hsi Yeh
-
Patent number: 11854816Abstract: A method of fabricating a semiconductor device is described. A substrate is provided. A first semiconductor region of a first semiconductor material is formed over the substrate and adjacent a second semiconductor region of a second semiconductor material. The first and second semiconductor regions are crystalline. An etchant is selective to etch the first semiconductor region over the second semiconductor region. The entire first semiconductor region is implanted to form an amorphized semiconductor region. The amorphized semiconductor region is etched with the etchant using the second semiconductor region as a mask to remove the amorphized semiconductor region without removing the second semiconductor region.Type: GrantFiled: August 27, 2021Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Ling Chung, Chun-Chih Cheng, Shun Wu Lin, Ming-Hsi Yeh, Kuo-Bin Huang
-
Patent number: 11854870Abstract: A method for making a middle-of-line interconnect structure in a semiconductor device includes forming, near a surface of a first interconnect structure comprised of a first metal, a region of varied composition including the first metal and a second element. The method further includes forming a recess within the region of varied composition. The recess laterally extends a first distance along the surface and vertically extends a second distance below the first surface. The method further includes filling the recess with a second metal to form a second interconnect structure that contacts the first interconnect structure.Type: GrantFiled: August 30, 2021Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Cheng Chou, Yu-Fang Huang, Kuo-Ju Chen, Ying-Liang Chuang, Chun-Neng Lin, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230411296Abstract: A semiconductor structure includes a semiconductor substrate, a dielectric layer, a tungsten plug, a conductive plug, and a contact barrier. The dielectric layer is over a semiconductor substrate. The tungsten plug is in the dielectric layer. The conductive plug is on the tungsten plug. The contact barrier includes a sidewall barrier on a sidewall of the conductive plug and a bottom barrier between the conductive plug and the tungsten plug. A thickness of the sidewall barrier is greater than a thickness of the bottom barrier.Type: ApplicationFiled: June 17, 2022Publication date: December 21, 2023Inventors: MENG-HSIEN LI, YING-HSIN HUNG, YU-SHAN YEH, LI-MIN CHEN, NENG-JYE YANG, KUO-BIN HUANG
-
Publication number: 20230406166Abstract: A modular and electromechanically integrated easy-entry mechanism includes an easy-entry mechanism, manufactured independently of slide rail assemblies, and mounted on upper slide rails in the slide rail assemblies by fasteners. A total travel of slide rails is divided into a comfort travel for front-rear adjustment of a passenger and an easy-entry travel for increasing an easy-entry/exit space for a passenger in the third row seating. The unlocking of the slide rails is mechanically maintained in the easy-entry travel, and the slide rails are ensured to be locked at the front-most position of the comfort travel when a seat is retracted. The easy-entry mechanism is driven manually or by electric power, and acts independently on unlocking pins in slide rail locking mechanisms to unlock the slide rail assemblies. The easy-entry mechanism is modularly designed, easy to manufacture, mount, and replace, and does not affect the existing slide rail manufacturing process.Type: ApplicationFiled: November 18, 2020Publication date: December 21, 2023Inventors: Wenjin FU, Bin HUANG, Ke LIU, Dong LIU, Lei SUN
-
Patent number: 11843201Abstract: An electrical connector, comprising a housing, a first upper terminal module, a second upper terminal module, a first lower terminal module, and a second lower terminal module. The first upper terminal module, the second upper terminal module, the first lower terminal module, and the second lower terminal module respectively comprise an insulating body, a plurality of signal terminals, a plurality of ground terminals, and an electromagnetic shielding member. The plurality of signal terminals and the plurality of ground terminals are disposed in the insulating body. A plurality of signal terminals are disposed between two adjacent ground terminals. The plurality of first ground terminals respectively comprise a plurality of flat contacting parts exposed from the insulating body, where the heights of the plurality of flat contacting parts of respective ground terminals are different. The electromagnetic shielding member is disposed on the insulating body.Type: GrantFiled: October 27, 2021Date of Patent: December 12, 2023Assignee: Dongguan Luxshare Technologies Co., LtdInventors: XiaoPing Wu, Bin Huang
-
Publication number: 20230387263Abstract: A method includes forming isolation regions extending into a semiconductor substrate. A semiconductor strip is between the isolation regions. The method further includes recessing the isolation regions so that a top portion of the semiconductor strip protrudes higher than top surfaces of the isolation regions to form a semiconductor fin, measuring a fin width of the semiconductor fin, generating an etch recipe based on the fin width, and performing a thinning process on the semiconductor fin using the etching recipe.Type: ApplicationFiled: July 28, 2023Publication date: November 30, 2023Inventors: Tsu-Hui Su, Chun-Hsiang Fan, Yu-Wen Wang, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230386898Abstract: A method for making a middle-of-line interconnect structure in a semiconductor device includes forming, near a surface of a first interconnect structure comprised of a first metal, a region of varied composition including the first metal and a second element. The method further includes forming a recess within the region of varied composition. The recess laterally extends a first distance along the surface and vertically extends a second distance below the first surface. The method further includes filling the recess with a second metal to form a second interconnect structure that contacts the first interconnect structure.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Cheng Chou, Yu-Fang Huang, Kuo-Ju Chen, Ying-Liang Chuang, Chun-Neng Lin, Ming-Hsi Yeh, Kuo-Bin Huang
-
Patent number: 11826494Abstract: Described here are delivery devices for delivering one or more implants to the body, and methods of using. The delivery devices may deliver implants to a variety of locations within the body, for a number of different uses. In some variations, the delivery devices have a cannula with one or more curved sections. In some variations, a pusher may be used to release one or more implants from the cannula. In some variations, one or more of the released implants may be a self-expanding device. Methods of delivering implants to one or more sinus cavities are also described here.Type: GrantFiled: February 9, 2021Date of Patent: November 28, 2023Assignee: Intersect ENT, Inc.Inventors: Donald J. Eaton, Bin Huang, Anthony J. Abbate, Gail M. Zaler, David C. Gale
-
Patent number: 11823945Abstract: A method for cleaning a semiconductor wafer is provided. The method includes placing a semiconductor wafer over a supporter arranged around a central axis of a spin base. The method further includes securing the semiconductor wafer using a clamping member positioned on the supporter. The movement of the semiconductor wafer during the placement of the semiconductor wafer over the supporter is guided by a guiding member located over the clamping member. The method also includes spinning the semiconductor wafer by rotating the spin base about the central axis. In addition, the method includes dispensing a processing liquid over the semiconductor wafer.Type: GrantFiled: May 18, 2020Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Wang-Hua Lin, Chun-Liang Tai, Chun-Hsiang Fan, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20230369063Abstract: A method for selectively removing a tungsten-including layer includes: forming a tungsten-including layer which has a first portion and a second portion; performing a treatment on a surface region of the first portion of the tungsten-including layer so as to convert tungsten in the surface region into tungsten oxide; and partially removing the tungsten-including layer using an etchant which has a higher etching selectivity to tungsten than tungsten oxide such that the second portion of the tungsten-including layer is fully removed, and the first portion of the tungsten-including layer, having the tungsten oxide in the surface region, is at least partially retained.Type: ApplicationFiled: May 12, 2022Publication date: November 16, 2023Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Ling CHUNG, Chun-Chih CHENG, Ying-Liang CHUANG, Ming-Hsi YEH, Kuo-Bin HUANG
-
Publication number: 20230369134Abstract: A method of manufacturing a semiconductor device is provided.Type: ApplicationFiled: May 10, 2022Publication date: November 16, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Liang Tai, Chun-Hsiang Fan, Ta-Wei Lin, Shih-Hsiang Chiu, Kuo-Bin Huang, Chieh-Chun Chiang
-
Patent number: 11815445Abstract: An optical calibration tool includes a first body, a light emitter, a light receiver, a second body, and a light reflecting member. The first body has a first engaging port and a second engaging port. The light emitter and the light receiver are disposed in the first body. The second body has a third engaging port and a channel communicated with each other. The third engaging port is configured to selectively engage one of the first engaging port and the second engaging port. When the third engaging port is engaged with the first engaging port, the light emitter is optically coupled to the light reflecting member. When the third engaging port is engaged with the second engaging port, the light receiver is optically coupled to the light reflecting member.Type: GrantFiled: September 7, 2020Date of Patent: November 14, 2023Assignee: DELTA ELECTRONICS, INC.Inventors: Bo Ma, Jei-Yin Yiu, Yu-Kai Kao, I-An Yen, Chun-Jung Li, Shu-Ting Hsu, Song-Bin Huang, Ni-Chin Ko